



# CDA 3101 PIPELINING


#### LDUR















#### **HAZARDS**


- Cause the instruction to not be able to execute
- Structural hazard
  - Two instructions need the same hardware in the same cycle
- Data hazard
  - An instruction needs data from a register before it has been calculated
- Control hazard
  - Which instruction to fetch is unknown because the result of a branch decision is not known yet

#### STRUCTURAL HAZARD – Example 1: Single Memory



"Harvard architecture"

#### STRUCTURAL HAZARD – Example 2: Register File



#### **Notation** (per MIPS):

- IM  $\equiv$  IF (Instr.Fetch)
- Reg(1) ≡ID (Instr. Decode and DataFetch)
- ALU≡EXE
- DM = MEM
- Reg(2) ≡ WB

#### **Problem:**

Assume there is only one Register File (usual case)

Two instructions try to read the Register File in one clock cycle ... oops!

Solution: Split-cycle I/O


- Write occurs in the first half of the cycle.
- Read occurs in the second half of the cycle

#### DATA HAZARDS

```
SUB X2, X1,X3 // Register X2 written by SUB AND X12,X2,X5 // 1st operand(X2) depends on SUB OR X13,X6,X2 // 2nd operand(X2) depends on SUB ADD X14,X2,X2 // 1st(X2) & 2nd(X2) depend on SUB STUR X15,[X2,\#100] // Base (X2) depends on SUB
```


#### DATA HAZARDS

```
SUB X2, X1,X3 // Register X2 written by SUB AND X12,X2,X5 // 1st operand(X2) depends on SUB OR X13,X6,X2 // 2nd operand(X2) depends on SUB ADD X14,X2,X2 // 1st(X2) & 2nd(X2) depend on SUB STUR X15,[X2,\#100] // Base (X2) depends on SUB
```




#### FORWARDING: R-TYPE

Can eliminate all R-type data hazards with forwarding!



### LOAD-USE HAZARD



Trace the execution of the following program

LDUR X2, [X1, #20] AND X4, X2, X5 ORR X8, X4, X6 ADD X9, X8, X2 SUB X1, X6, X7

Trace the execution of the following program

LDUR X2, [X1, #20] AND X4, X2, X5

ORR X8, X4, X6

ADD X9, X8, X2

SUB X1, X6, X7

Load/Use Hazard, Requires a Stall

Trace the execution of the following program

LDUR X2, [X1, #20] AND X4, X2, X5 ORR X8, X4, X6 ADD X9, X8, X2 SUB X1, X6, X7

Load/Use Hazard, Requires a Stall

Forwarding takes care of this, no stall

Trace the execution of the following program

LDUR X2, [X1, #20] AND X4, X2, X5 ORR X8, X4, X6 ADD X9, X8, X2

Load/Use Hazard, Requires a Stall

Forwarding takes care of this, no stall Forwarding takes care of this, no stall

Trace the execution of the following program

```
LDUR X2, [X1, #20]
AND X4, X2, X5
ORR X8, X4, X6
ADD X9, X8, X2
```

Cycle ->	1	2	3	4
LDUR X2, [X1, #20]	IF			

Trace the execution of the following program

Cycle ->	1	2	3	4	5
LDUR X2, [X1, #20]	IF	ID	EX		
AND X4, X2, X5		IF	ID		
ORR X8, X4, X6			OR		

Trace the execution of the following program

```
LDUR X2, [X1, #20]
AND X4, X2, X5
ORR X8, X4, X6
ADD X9, X8, X2
```

AND can't execute yet because value to be in X2 hasn't been read from memory yet

Cycle ->	1	2	3	4
LDUR X2, [X1, #20]	IF	ID	EX	MEM
AND X4, X2, X5		IF	ID	ID
ORR X8, X4, X6			IF	IF
ADD X9, X8, X2				

Trace the execution of the following program

Cycle ->	1	2	3	4	5
LDUR X2, [X1, #20]	IF	ID	EX	MEM	WB
AND X4, X2, X5		IF	ID	ID	EX
ORR X8, X4, X6			IF	IF	ID
ADD X9, X8, X2					IF

Trace the execution of the following program

Cycle ->	1	2	3	4	5	6	
LDUR X2, [X1, #20]	IF	ID	EX	MEM	WB		
AND X4, X2, X5		IF	ID	ID	EX	MEM	
ORR X8, X4, X6			IF	IF	ID	EX	
ADD X9, X8, X2					IF	ID	

Trace the execution of the following program

ID EX IF ID	MEM ID	WB EX	) AE) 4			
IF ID	ID	FΥ	1 4 E 1 4	1445		
		LA	MEM	WB		
IF	IF	ID	EX	MEM	WB	
		IF	ID	EX	MEM	WB
			IF	IF ID	IF ID EX	IF ID EX MEM

#### PIPELINE TRACING - ANOTHER VIEW OF THE SAME PROBLEM

Trace the execution of the following program

LDUR X2, [X1, #20] AND X4, X2, X5 ORR X8, X4, X6 ADD X9, X8, X2

Use whichever option helps you understand better

Cycle	IF	ID	EX	WEW	WB
1	LDUR <mark>X2</mark> , [X1, #20]				
2	AND X4, X2, X5	LDUR <mark>X2</mark> , [X1, #20]			
3	ORR X8, X4, X6	AND X4, X2, X5	LDUR <mark>X2</mark> , [X1, #20]		

Trace the execution of the following program

LDUR X2, [X1, #20] AND X4, X2, X5 ORR X8, X4, X6 ADD X9, X8, X2

Use whichever option helps you understand better

AND can't move to EX stage yet, insert stall

Cycle	IF	ID	EX	MEM	WB
1	LDUR X2, [X1, #20]				
2	AND X4, X2, X5	LDUR X2, [X1, #20]			
3	ORR X8, X4, X6	AND X4, X2, X5	LDUR <mark>X2</mark> , [X1, #20]		
4	ORR X8, X4, X6	AND X4, X2, X5	stall	LDUR X2, [X1, #20]	
5					

Trace the execution of the following program

LDUR X2, [X1, #20] AND X4, X2, X5 ORR X8, X4, X6 ADD X9, X8, X2

Use whichever option helps you understand better

Cycle	IF	ID	EX	MEM	WB
1	LDUR X2, [X1, #20]				
2	AND X4, X2, X5	LDUR X2, [X1, #20]			
3	ORR X8, X4, X6	AND X4, X2, X5	LDUR <mark>X2</mark> , [X1, #20]		
4	ORR X8, X4, X6	AND X4, X2, X5	stall	LDUR X2, [X1, #20]	
5	ADD X9, X8, X2	ORR X8, X4, X6	AND X4, X2, X5	stall	LDUR <mark>X2</mark> , [X1, #20]


Trace the execution of the following program

Cycle	IF	ID	EX	WEW	WB
1	LDUR X2, [X1, #20]				
2	AND X4, X2, X5	LDUR <mark>X2</mark> , [X1, #20]			
3	ORR X8, X4, X6	AND X4, X2, X5	LDUR <mark>X2</mark> , [X1, #20]		
4	ORR X8, X4, X6	AND X4, X2, X5	stall	LDUR <mark>X2</mark> , [X1, #20]	
5	ADD X9, X8, X2	ORR X8, X4, X6	AND X4, X2, X5	stall	LDUR <mark>X2</mark> , [X1, #20]
6		ADD X9, X8, X2	ORR X8, X4, X6	AND X4, X2, X5	stall
7			ADD X9, X8, X2	ORR X8, X4, X6	AND X4, X2, X5
8				ADD X9, X8, X2	ORR X8, X4, X6
9					ADD X9, X8, X2
10					

# **CONTROL HAZARDS**


```
36 SUB X10, X4, X8
40 CBZ X1, X3, 8 // PC-relative branch to 40+8*4=72
44 AND X12, X2, X5
48 ORR X13, X2, X6
52 ADD X14, X4, X2
56 SUB X15, X6, X7
72 LDUR X4, [X7,#50]
                                                                                        condition isn't known until
                                                                                        after MEM stage completes
                                                Instruction
                                                                                        don't know which instruction to
                                                                                        load three stalls?
                                                                   Instruction
```

#### CONTROL HAZARDS



Move the branch calculation and condition checking to the ID stage

# CONTROL HAZARDS



# PIPELINE TRACING

<del></del>		
<del></del>		
<del></del>		
<del></del>		

Branch prediction – assume branch not taken

ADD X3, XZR, XZR CBZ X3, myBranch AND X9, X9, X2 LDUR X3, [X1, #20] ADD X4, X3, X5 LDUR X5, [X1, #12]

myBranch: ADD X4, X4, X3

# PIPELINE TRACING

CYCLE	IF	ID	EX	MEM	WB
1	ADD X3.X2R.Y2R				
2	CBZ	ADD X3, XZRXZ	R		
3	AND	CBZ	1ADDX3 X24 X2	<u> </u>	
4	AND	CB Z	stall	900 X 3, X 2 L, X 2	$\mathcal R$
5	ADDX4X3X3	FIUSH		Khadl'	ADD X2 XZR, XX
6	• /	ADDX4.X3,X3	Flush	CBZ	Stall
7			ADX4, X3, X3	Aush	CB 2
8				ADDX4X3X3	flush
9				<b>y</b> /	400 ×4 +3 ×3
10					7 /
11					
12					
13				toy example whe	re CBZ evaluates to true
14					

Branch prediction – assume branch not taken


ADD X3, XZR, XZR CBZ X3, myBranch AND X9, X9, X2 LDUR X3, [X1, #20] ADD X4, X3, X5 LDUR X5, [X1, #12]

myBranch: ADD X4, X4, X3

#### DATA HAZARDS INVOLVING BRANCH

SUB X9, X10, X10 CBZ X9, #8

This will require a stall, because CBZ ID stage needs to wait for SUB EX stage



#### DATA HAZARDS INVOLVING BRANCH

36 AND X19, X20, X21 40 SUB X9, X10, X10 44 CBZ X9, #8 48 ADD X10, X10, 1 52

Branch prediction – assume branch not taken CBZ evaluates to true

76 LDUR X4, [X7, #50]

CYCLE	IF	ID	EX	MEM	WB
1					
2					
3					
4					
5					
6					
7					
8					
9					
10					
11					
12					
13					
14					

### DATA HAZARDS INVOLVING BRANCH

36 AND X19, X20, X21 40 SUB X9, X10, X10 44 CBZ X9, #8 48 ADD X10, X10, 1 52

. . .

76 LDUR X4, [X7, #50]

CYCLE	IF	ID	EX	MEM	WB
1	AND X19, X20, X21				
2	SUB X9, X10, X10	AND X19, X20, X21			
3	CBZ X9, #8	SUB X9, X10, X10	AND X19, X20, X21		
4	ADD X10, X10, 1	CBZ X9, #8	SUB X9, X10, X10	AND X19, X20, X21	
5					
6					
7					
8					
9					
10					
11					
12					
13					
14					

36 AND X19, X20, X21 40 SUB X9, X10, X10 44 CBZ X9, #8 48 ADD X10, X10, 1 52

. . .

76 LDUR X4, [X7, #50]

CYCLE	IF	ID	EX	MEM	WB
1	AND X19, X20, X21				
2	SUB X9, X10, X10	AND X19, X20, X21			
3	CBZ X9, #8	SUB X9, X10, X10	AND X19, X20, X21		
4	ADD X10, X10, 1	CBZ X9, #8	SUB X9, X10, X10	AND X19, X20, X21	
5	ADD X10, X10, 1	CBZ X9, #8	stall	SUB X9, X10, X10	AND X19, X20, X21
6					
7					
8					
9					
10					
11					
12					
13					
14					

36 AND X19, X20, X21 40 SUB X9, X10, X10 44 CBZ X9, #8 48 ADD X10, X10, 1 52

. . .

76 LDUR X4, [X7, #50]

CYCLE	IF	ID	EX	MEM	WB
1	AND X19, X20, X21				
2	SUB X9, X10, X10	AND X19, X20, X21			
3	CBZ X9, #8	SUB X9, X10, X10	AND X19, X20, X21		
4	ADD X10, X10, 1	CBZ X9, #8	SUB X9, X10, X10	AND X19, X20, X21	
5	ADD X10, X10, 1	CBZ X9, #8	stall	SUB X9, X10, X10	AND X19, X20, X21
6	LDUR X4, [X7, #50]	flush	CBZ X9, #8	stall	SUB X9, X10, X10
7					
8	The Low Line and				
9					
10					
11					
12					
13					
14					

36 AND X19, X20, X21 40 SUB X9, X10, X10 44 CBZ X9, #8

48 ADD X10, X10, 1


52

76 LDUR X4, [X7, #50]

CYCLE	IF	ID	EX	MEM	WB
1	AND X19, X20, X21				
2	SUB X9, X10, X10	AND X19, X20, X21			
3	CBZ X9, #8	SUB X9, X10, X10	AND X19, X20, X21		
4	ADD X10, X10, 1	CBZ X9, #8	SUB X9, X10, X10	AND X19, X20, X21	
5	ADD X10, X10, 1	CBZ X9, #8	stall	SUB X9, X10, X10	AND X19, X20, X21
6	LDUR X4, [X7, #50]	flush	CBZ X9, #8	stall	SUB X9, X10, X10
7		LDUR X4, [X7, #50]	flush	CBZ X9, #8	stall
8			LDUR X4, [X7, #50]	flush	CBZ X9, #8
9				LDUR X4, [X7, #50]	flush
10					LDUR X4, [X7, #50]
11					
12					
13					
14					

LDUR X9, [X10, #0] CBZ X9, #8

This will require a two stalls, because CBZ ID stage needs to wait for LDUR MEM stage



36 AND X19, X20, X21 40 LDUR X9, [X10, #0] 44 CBZ X9, #4 48 SUB X11, X11, #1 52 LSL X19, #2 56 B Exit 60 LDUR X4, [X7, #50]

Exit: 64

Branch prediction – assume branch not taken Actual - branch evaluates to false (should NOT be taken)

CYCLE	IF	ID	EX	MEM	WB
1					
2					
3					
4					
5					
7					
8					
9					
10					
11					
12					
13					
14					
15					

36 AND X19, X20, X21 40 LDUR X9, [X10, #0] 44 CBZ X9, #4 48 SUB X11, X11, #1 52 LSL X19, #2 56 B Exit 60 LDUR X4, [X7, #50]

Exit: 64

CYCLE	IF	ID	EX	MEM	WB
1	AND X19, X20, X21				
2	LDUR X9, [X10,#0]	AND X19, X20, X21			
3	CBZ X9, #8	LDUR X9, [X10,#0]	AND X19, X20, X21		
4	SUB X11, X11, #1	CBZ X9, #8	LDUR X9, [X10,#0]	AND X19, X20, X21	
5	SUB X11, X11, #1	CBZ X9, #8	bubble	LDUR X9, [X10,#0]	AND X19, X20, X21
	SUB X11, X11, #1	CBZ X9, #8	bubble	bubble	LDUR X9, [X10,#0]
7	LSL X19,#2	SUB X11, X11, #1	CBZ X9, #8	bubble	bubble
8	B Exit	LSL X19,#2	SUB X11, X11, #1	CBZ X9, #8	bubble
9		B Exit	LSL X19,#2	SUB X11, X11, #1	CBZ X9, #8
10			B Exit	LSL X19,#2	SUB X11, X11, #1
11				B Exit	LSL X19,#2
12					B Exit
13					
14					
15					

36 LDUR X18, [X19, #4] 40 ADD X20, X18, X17 44 ADD X20, X20, X21

Cycle	IF	ID	EX	MEM	WB

40 ADD X20, X18, X17 44 ADD X20, X20, X21 48 CBZ X20, #3 52 SUB X23, X21, X20 56 B Exit 60 ADD X23, X21, X0

Branch prediction: assume not taken Result: the result of the branch is the branch should be taken

Exit: 68 BR X30

Cycle	IF	ID	EX	MEM	WB

40 ADD X20, X18, X17 44 LDUR X20, [X19, #4] 48 CBZ X20, #3 52 SUB X23, X21, X20 56 B Exit 60 ADD X23, X21, X0

Branch prediction: assume not taken Result: the result of the branch is the branch should not be taken


Exit: 68 BR X30

Cycle	IF	ID	EX	MEM	WB

#### STATIC BRANCH PREDICTION


- At compile time
  - Always not taken
  - Always taken
  - Backward branches always taken, forward branches always not taken
  - Profile information based on previous runs

#### DYNAMIC BRANCH PREDICTION - TWO BIT PREDICTOR



#### DYNAMIC BRANCH PREDICTION - TWO BIT PREDICTOR

Example problem:
Predictor starts in lower left
What is the accuracy of the following set of predictions?



#### DYNAMIC BRANCH PREDICTION - TWO BIT PREDICTOR

Example problem:
Predictor starts in lower left
What is the accuracy of the following set of predictions?

