

(a)
biased idle, source eta = 10
random sample
rotated surface
XZZX
circuit-level p_round, sampled tier
1e-3
5e-4
3e-4
0.02
0.05
0.1
source code-capacity LER, eta = 10
(b)
Forte preset (public-spec model), sequential
circuit-level p_round, sampled tier
1e-3
5e-4
3e-4
10^{-7}
mass of weight-3 undetectable circuit fault sets, both memories