Discussions

☆ Star

700

**౪** Fork

107

▼ Pages 10

Find a Page...

**Adapting Compiler Explorer** 

generated RISC V assembly code

Adding new processor models

**Building and Executing C** 

programs with Ripes

**Cache Simulation** 

Release notes

**Ripes Introduction** 

**Ripes Introduction** 

The Editor Tab

The Processor Tab

The Processor View

The Memory Tab

The Cache tab

I/O tab

Clone this wiki locally

Up Next...

Controlling the Simulator

**Selecting Processor Models** 

**RISC V Assembly Programmer's** 

**Manual (Adapted for Ripes)** 

https://github.com/mortbopet/

**▶** Home

Sponsor

\_ 0 (

View mode: ○ Binary ● Disassembled 🔍 🕢

Alias

t2

s0

s1

a0

a1

Instruction memory

BP PC Stage

Name

х9

x10

x11

x12

Value

0x00000000

0x00000000

0x00000000

0x00000001

0x00000000

0x00000000

Instruction

Data out

Data

memory

Addr

✓ Insights

! Security

₩ Wiki

Projects 1

## Ripes Introduction Morten Borup Petersen edited this page on 21 May · 14 revisions

mortbopet / Ripes Public

• Issues 6

<> Code

Pull requests

## **Ripes Introduction**

Ripes is a graphical processor simulator and assembly code editor built for the RISC-V instruction set architecture, suitable for teaching how assembly level code is executed on various microarchitectures. The following sections serve as an introduction to the main features of Ripes.

Ripes

C Executable code

Input type: 

Assembly

Actions

The Editor Tab

**□** | C < > **|** 1 ms

Source code

File Edit View Help

.text

Processor

Memory


a0 w

The Processor Tab

Instr.

memory

Output 4



assembled state, denoted as the *program viewer*. We may view the assembled program as either disassembled RISC-V instructions, or as the raw binary code. The blue sidebar of the right-hand view may be clicked on to set a breakpoint at the desired address. Pressing the @ icon will bring up a list of all symbols in the current program. Through this, it is possible to navigate the program viewer to any of these symbols. Ripes is bundled with various examples of RISC-V assembly programs, which can be found under the File->Load Examples menu.

An example program could be the following: loading a value from memory into a register and incrementing the value. .data w: .word 0x1234

addi a0 a0 1 With a program ready to be simulated, we may now move to the *Processor tab*.

Ripes File Help ☐ ☐ < > > ☐ 100 ms 10 0 10 10 0 1 Editor Registers 1

IDEX

Statistics 3

Cycles:

Registers

Decode

IFID

## MEM lw x11 -4(x11) Instrs. retired: 0x10 EX auipc x12 ... CPI: lw x12 -8(x12) 0x14 ID 0.333 IPC: auipc x13 ... 0x18 | IF lw x13 -12(x13) 0x1c ial x1 0x84 0x20 The processor tab is where Ripes displays its view of the currently selected processor, as well as any additional information relevant to the execution. Apart from the processor view, the processor tab contains the following views: • 1: Registers: A list of all registers of the processor. Register values may be edited through clicking on the value of the given register. Editing a register value is immediately reflected in the processor circuit. The most recently modified register is highlighted with a yellow background. • 2: Instruction memory: A view into the current program loaded in the simulator. • BP: Breakpoints, click to toggle. Any breakpoint set in the editor tab will be reflected here. • **PC**: The address of the given instruction • Stage: Lists the stage(s) that is currently executing the given instruction • Instruction: Disassembled instruction • 3: Statistics: Various statistics based on the cycle count and current number of retired instructions.

• Various components contains indicators to communicate whenever i.e. a register is clocked, a branch is taken, etc. • Port value changes are reflected through signal wires: o Boolean (1-bit signals): Boolean signals will always indicate whether a signal is high (1) when a wire is green, and low

Clicking a wire highlights the entirety of the wire. This is useful when trying to deduce how a signal is routed through the


Processor models in Ripes communicate the current state of the datapath through various visual means, such as

o Other signals, when modified, will briefly flash green to indicate that the value was modified.

The processor view may be zoomed by performing a ctrl+scroll operation (cmd+scroll on OSX).

- 100 1010 01 Editor
- Imm. **Branch** Branch taken

Given that Ripes simulates the entire datapath of a processor, it is possible to investigate the value of any signal, at any point



The toolbar within Ripes contains all of the relevant actions for controlling the simulator.

Clock

Reverse

• Select Processor: Opens the processor selection dialog (for details, refer to section below).

**Controlling the Simulator** 

Reset

Select

**Processor** 

Run option.

highlighted in red.

File Help

Processor

Memory

□ C < > > 100 ms

Decode

**Selecting Processor Models** 

provides the following processor models:

• RISC-V 5-Stage Processor w/o Forwarding or Hazard Detection

• RISC-V 5-Stage Processor w/o Hazard Detection

• RISC-V Single Cycle Processor

• RISC-V 5-Stage Processor

processor is reset.

Processor

The Memory Tab

File Edit View Help

2<sup>N</sup> Lines:

2<sup>N</sup> Ways:

20

here.

I/O tab

Repl. policy:

Write-back

Wr. hit:

Ripes includes a cache simulator, which you can read more about

addi x10 x10 1

simulator memory.

lmm.

Auto-clock

Run

**Show stage** 

table

Value

0x00000000

0x00000000

0x7ffffff0

0x10000000

0x000000000

Instruction

auipc x10 ...

addi x10 x10 1


Registers

x1

x2

Display type: Hex

Instruction memory



Through providing multiple processor models, Ripes provides the ability to investigate how different microarchitectures

• Standard: A simplified view of the processor. Control components and signals are omitted.


Opening the processor selection dialog, one may choose and configure the current processor:

affect program execution. The set of processor models shipping in version 2.0 (described below) aims to address each level

of added complexity when going from a single cycle processor to a fully functioning, in-order pipelined processor. Ripes

Furthermore, each processor provides multiple layouts of the processor. By default, the following two layouts are provided:

• Extended: An extended view of the processor. Control components and signals are visible as well as wire bit-widths.



On the left hand side, each available processor is listed. As for configuration, a layout may be selected from the list of

As an example processor selection, the following image shows the extended layout of the RISC-V 5-stage Processor:

layouts. Note that the layout does \*\*not\*\* affect the inner workings of the processor model, only the displayed components.


Finally, it is possible to specify register initializations. These initialization values will be applied to the registers each time the

5-Stage RISC-V Processor


Forwarding

Hazard

Ripes



Cycle 1 0 0x00000080 0xfe010113 0x00812e23 0x02010413 0xfea42623 28 1 0 0x00000092 0xff010113 0x00812423 0x01212023 0x00013437 Cycle: 190 Value: 74.3455 29 1 0 0x00000092 0x00013937 0x00440793 0x00490913 0x40f90933 30 1 0 0x00000092 0x00112623 0x00912223 0x40295913 0x02090063 31 1 0 0x00000092 0x00440413 0x00000493 0x00042783 0x00148493



• Cache simulation with Ripes Building and Executing C programs with Ripes • Adapting Compiler Explorer generated RISC-V assembly code

Privacy

Security

Status

Docs

• Interacting with memory-mapped devices

© 2021 GitHub, Inc.

• Multiplexers indicate the currently selected input signal by highlighting an input port with a green dot.

(0) when a wire is grey.

datapath in some of the more complex layouts.

Processor

Memory

**The Processor View** 


Ripes File Help > > 100 ms

Registers

Data in

• 4: Output: Any output through an ecall print function will be displayed here.

- Wr idx ALU Res R1 idx R2 idx Reg 2



Note: Stage information is not recorded while executing the processor via. the "Run" option. auipc x10 0x65536

While executing the program loaded earlier, we may observe that, in cycle 4, a load-use dependency arises between the 2nd

Pipeline stalls (due to hazards) and flushes (due to control flow) will be indicated above a pipeline stage as nop instructions

Ripes


lw x10 0(x10)

EX/ MEM

and 3rd instruction. This results in the ID stage being stalled for one clock cycle, whilst the load is being performed.

Branch 0x4 MEM lw x10 0(x10)

5-Stage RISC-V Processor



2<sup>N</sup> Blocks: Wr. miss: 0 0x00000093 0x40295913 0x02090063 0x00440413 1 0 0x00000093 0x00042783 0x00148493 0x00440413 4 1 0 0x00000093 0xfe9918e3 0x00c12083 0x00812403 Plot configuration: 1 0 0x00000093 0x00012903 0x01010113 0x00008067 1 0 0x00000093 0x00050713 0x02c37e63 0x00f77793 Size (bits): 4896 0 0x00000080 0x00000000 0x000007b7 0x00078793 Hit rate: 0.7435 Writebacks: 0 1 0 0x00000080 0x00013537 0x85850513 0x02d0206f 0x00008067 1 0 0x00000080 0x00003197 0x78018193 0xc3418513 ✓ Moving avg. Hits: Misses: 10 1 0 0x00000080 0x40a60633 0x00000593 0x5b4020ef 1 0 0x00000094 0x00008067 0x00050593 0x00000693 0 0x00000081 0x02010113 0x00008067 0xf9010113 13 1 0 0x00000081 0x06812423 0x06912223 0x07212023 14 1 0 0x00000081 0x07010413 0xf8a42e23 0xf8b42c23 ■ Total ■ Moving avg. 15 1 0 0x00000081 0x9b478513 0xebdff0ef 0x00000793 0 0x00000093 0x01059693 0x00d5e5b3 0xf6dff06f 0x00279693 0 0x00000094 0x00170713 0x00e7a223 0x010787b3 0x00b7a423 18 1 0 0x00000080 0x01010113 0x00008067 0x00008067 19 1 0 0x00000080 0x00078793 0x00078c63 0x00013537 20 1 0 0x00000080 0x00050513 0x00000317 0x00000067 21 1 0 0x00000080 0xfe010113 0x00812e23 0x02010413

Contact GitHub

Pricing

API

Training

Blog

About

Block 1 1 0 0x00000093 0x00013937 0x00440793 0x00c90913

The Cache tab \$ ≫ L1 Data Cache L1 Instr. Cache Cache configuration: - H X