


VE370 Lab3 Report

Weiying Xu 520021910400 10/25/2022

General Description

Firstly, my overall modeling and implementation of the processor is under the guidance of the picture below^[1]:



Specifically, I have implemented RISC-V instructions including:

- The arithmetic-logical instructions add, addi, sub, and, and or
- The memory-reference instructions lw and sw
- The branch instructions beq and bne


For control signals:

Instruction	RegWrite	ALUSrc	ALUOp	Aluctrl	Branch	MemWrite	MemRead	MemtoReg
add	1	0	10	0010	0	0	0	0
addi	1	1	00	0010	0	0	0	0
sub	1	0	10	0110	0	0	0	0
and	1	0	10	0000	0	0	0	0
or	1	0	10	0001	0	0	0	0
lw	1	1	00	0010	0	0	1	1
sw	0	1	00	0010	0	1	0	0
beq	0	0	01	0110	1	0	0	0

Instruction	RegWrite	ALUsrc	ALUop	Aluctrl	Branch	MemWrite	MemRead	MemtoReg
bne	0	0	01	0111	1	0	0	0

RTL schematic of my Verilog model


This is my RTL schematic of Verilog model generated with Xilinx Vivado software:^{[1][2]}




Simulations

Register File

The detailed design:




Simulation result:




32-bit ALU

The detailed design:




Simulation result:




32-bit Adder

The detailed design:




Simulation result:




Immediate Generator

The detailed design:




Simulation result:




Control Unit

The detailed design:




Simulation result:




ALU control

The detailed design:




Simulation result:



2-to-1 MUX

The detailed design:




Simulation result:



Data Memory

Part of the detailed design(the whole schematic is too large):



Name	Value	0.000 ns	5.000 ns	10.000 ns	15.000 ns	20.000 ns	25.000 ns	30.000 ns	35.000 ns	40.000 ns	45.000 ns	50.000 ns	
MemRead	0												
MemWrite	1												
addr[31:0]	00000004												
WriteData[31:0]	0000ffff												
ReadData[31:0]	00000000												
clk	0												
half_period[31:0]	00000003												

A testcase of instructions are given: (with analysis and wanted answers)

Note that in this test cases

[illegible]

For detailed verification, all the outputs in the vivado window are as follows, and they correspond to the wanted answers:


```

time: 6
PC: 00000000000000000000000000000000
Inst: 4284482195
x5(t0): 00000000000000000000000000000000
x6(t1): 00000000000000000000000000000000
x7(t2): 00000000000000000000000000000000
x28(t3): 00000000000000000000000000000000
x29(t4): 00000000000000000000000000000000
x8(s0): 00000000000000000000000000000000
x9(s1): 00000000000000000000000000000000
Mem[0]: 00000000000000000000000000000000
Mem[4]: 00000000000000000000000000000000
time: 12
PC: 000000000000000000000000000000000100
Inst: 5407539
x5(t0): 1111111111111111111111111111110110
x6(t1): 0000000000000000000000000000000000
x7(t2): 0000000000000000000000000000000000
x28(t3): 0000000000000000000000000000000000
x29(t4): 0000000000000000000000000000000000
x8(s0): 0000000000000000000000000000000000
x9(s1): 0000000000000000000000000000000000
Mem[0]: 0000000000000000000000000000000000
Mem[4]: 0000000000000000000000000000000000
time: 18
PC: 0000000000000000000000000000000001000
Inst: 1080198067
x5(t0): 1111111111111111111111111111110110
x6(t1): 11111111111111111111111111111101100
x7(t2): 00000000000000000000000000000000000
x28(t3): 000000000000000000000000000000000000
x29(t4): 000000000000000000000000000000000000
x8(s0): 000000000000000000000000000000000000
x9(s1): 000000000000000000000000000000000000
Mem[0]: 000000000000000000000000000000000000
Mem[4]: 000000000000000000000000000000000000
time: 24
PC: 0000000000000000000000000000000001100
Inst: 228915
x5(t0): 1111111111111111111111111111110110
x6(t1): 11111111111111111111111111111101100
x7(t2): 0000000000000000000000000000000001010
x28(t3): 0000000000000000000000000000000000000
x29(t4): 00000000000000000000000000000000000000
x8(s0): 00000000000000000000000000000000000000
x9(s1): 00000000000000000000000000000000000000
Mem[0]: 00000000000000000000000000000000000000
Mem[4]: 00000000000000000000000000000000000000
time: 30
PC: 00000000000000000000000000000000010000
Inst: 5467827
x5(t0): 1111111111111111111111111111110110
x6(t1): 11111111111111111111111111111101100
x7(t2): 00000000000000000000000000000000001010
x28(t3): 00000000000000000000000000000000000000
x29(t4): 00000000000000000000000000000000000000
x8(s0): 00000000000000000000000000000000000000
x9(s1): 00000000000000000000000000000000000000
Mem[0]: 00000000000000000000000000000000000000
Mem[4]: 00000000000000000000000000000000000000
time: 36
PC: 00000000000000000000000000000000010100
Inst: 30416931
x5(t0): 1111111111111111111111111111110110
x6(t1): 11111111111111111111111111111101100
x7(t2): 00000000000000000000000000000000001010
x28(t3): 00000000000000000000000000000000000000
x29(t4): 11111111111111111111111111111111110
x8(s0): 00000000000000000000000000000000000000
x9(s1): 00000000000000000000000000000000000000
Mem[0]: 00000000000000000000000000000000000000
Mem[4]: 00000000000000000000000000000000000000
time: 42
PC: 00000000000000000000000000000000011000
Inst: 5251619
x5(t0): 1111111111111111111111111111110110

```

[illegible]

```
x9(s1):00000000000000000000000000000000
Mem[0]:11111111111111111111111111111110
Mem[4]:11111111111111111111111111110110
time:84
PC:00000000000000000000000000000000
Inst:8684691
x5(t0):11111111111111111111111111110110
x6(t1):11111111111111111111111111110110
x7(t2):000000000000000000000000000001010
x28(t3):00000000000000000000000000000000
x29(t4):111111111111111111111111111101100
x8(s0):11111111111111111111111111111110
x9(s1):11111111111111111111111111110110
Mem[0]:11111111111111111111111111111110
Mem[4]:11111111111111111111111111110110
time:90
PC:00000000000000000000000000000000
Inst:9700451
x5(t0):11111111111111111111111111110110
x6(t1):11111111111111111111111111110110
x7(t2):000000000000000000000000000001010
x28(t3):00000000000000000000000000000000
x29(t4):111111111111111111111111111101100
x8(s0):11111111111111111111111111111110
x9(s1):11111111111111111111111111111110
Mem[0]:11111111111111111111111111111110
Mem[4]:11111111111111111111111111110110
time:96
PC:00000000000000000000000000000000
Inst:7570355
x5(t0):11111111111111111111111111110110
x6(t1):11111111111111111111111111110110
x7(t2):000000000000000000000000000001010
x28(t3):00000000000000000000000000000000
x29(t4):111111111111111111111111111101100
x8(s0):11111111111111111111111111111110
x9(s1):11111111111111111111111111111110
Mem[0]:11111111111111111111111111111110
Mem[4]:11111111111111111111111111110110
```

-
1. This picture is taken from VE370 T5 slides ↵
 2. For a clear version, see schematic.pdf in source file. ↵

