



RC6




ECE3700J Intro to
Computer Organization
2023.11.7

Consider this sequence:


```
(1) sub x2, x1,x3
(2) and x12,x2,x5
(3) or x13,x6,x2
(4) add x14,x2,x2
(5) sw x15,100(x2)
```


Data dependencies between:

```
    (1) & (2)
    (1) & (3)
    (1) & (4)
    (1) & (5)
```





The most important part to understand how to solve a hazard by forwarding







- Denotation:
 - e.g., ID/EX.RegisterRs1 = register number for Rs1 sitting in ID/EX pipeline register
- ALU operand register numbers in EX stage are given by
 - ID/EX.RegisterRs1, ID/EX.RegisterRs2
- Data hazards when









Branch outcome determined in MEM




 Wait until branch outcome is determined before fetching the next instruction






Only one stall



Need one stall in between




Need two stalls in between

Dynamic prediction

1-bit Predictor


Inner loop branches mispredicted twice!



- Mispredict as taken on last iteration of inner loop
- Then mispredict as not taken on first iteration of inner loop next time around

Dynamic prediction

2-bit Predictor







That's all for today's RC