





RC4



**ECE3700J Intro to
Computer Organization
2023.10.17**


Single Cycle Processor



```

1 .text
2 main:
3     addi x10, x0, 100
4     sw x10, 100(x0)
5     lw x11, 0(x10)
6     add x12, x11, x10
7     addi x8, x0, 200
8     beq x12, x8, Exit
9 Wrong_Exit:
10    addi x13, x0, 1
11 Exit:
12    add x0, x0, x0
    
```

Single Cycle Processor




```
3      addi x10, x0, 100
4      sw  x10, 100(x0)
5      lw  x11, 0(x10)
6      add x12, x11, x10
7      addi x8, x0, 200
8      beq x12, x8, Exit
10     addi x13, x0, 1
12     add x0, x0, x0
```

Single Cycle Processor

3

addi x10, x0, 100

30 24 2019 1514 1211 7 6 0
00000110010000000000010100010011



Branch = 0

MemRead = 0

MemToReg = 0

ALUOp = X

MemWrite = 0

ALUSrc = 1

RegWrite = 1

PC = 0x00


Immediate num

= 000001100100

= 4 + 32 + 64

= 100

Single Cycle Processor




Single Cycle Processor

5

$$1w \ x11, \ 0(x10)$$

30 24 2019 1514 1211 7 6 0

00000000 000000 010100 0100 01011 00000011



```
Branch = 0
MemRead = 1
MemToReg = 1
ALUOp = 00
MemWrite = 0
ALUSrc = 1
RegWrite = 1
```

PC = 0x08

Immediate num
= 000000000000
= 0


Single Cycle Processor

6

```
add x12, x11, x10
```

30 24 2019 1514 1211 7 6 0

00000000010101001011000011000110011



```
Branch = 0
MemRead = 0
MemToReg = 0
ALUOp = 10
MemWrite = 0
ALUSrc = 0
RegWrite = 1
```


PC = 0x0C

Single Cycle Processor

7

addi x8, x0, 200

30 24 2019 1514 1211 7 6 0
00001100100000000000010000010011



Branch = 0
MemRead = 0
MemToReg = 0
ALUOp = X
MemWrite = 0
ALUSrc = 1
RegWrite = 1


PC = 0x10

Immediate num
= 000011001000
= 8+64+128
= 200

8

30 24 2019 1514 1211 7 6 0

00000000 010000 011000 0000 01000 1100011




Immediate num
= 000000000100
= 4

$$PC = PC + 4 * 2 = 0x1C$$

12

30 24 2019 1514 1211 7 6 0

00000000 000000 000000 0000 000000 0110011



PC = 0x1C



**That's all for
today's RC**