
Topic 6


Pipelined Processor

Single Cycle Implementation



Clocking Methodology

- Combinational logic does the computation during clock cycles
 - Between clock edges
 - Input (present state) from state elements, output (next state) to state element
 - Among all kinds of computations, longest delay determines clock period




- Longest instruction determines the clock cycle time
 - Critical path: the path having longest delay
 - load: instruction memory → register file → ALU → data memory → register file (plus MUXes)
- Not feasible to vary period for different instructions
 - Waste time on other instructions



How to improve the performance?


Improvement – Pipelining

Divide the combinational logic into smaller pieces



Each piece is finished in shorter time

RISC-V Pipelined Datapath




RISC-V Pipeline

- Five stages, one step per stage per cycle
 - 1. IF: Instruction fetch from memory
 - 2. ID: Instruction decode & register read
 - 3. EX: Execute operation or calculate address
 - 4. MEM: Access memory operand
 - 5. WB: Write result back to register


Single-cycle vs. Pipelined

- Pipelined: overlapping execution
 - Parallelism improves performance



Pipeline registers

- Need registers between stages
 - To hold information produced in previous cycle




10

Recall the Shift Register

Implementation:

- Connect Q output of one flip flop to the D input of the next flip flop
- 4-bit shift register




	IN	OUT(3:0)	
Initial value:	0	0110	
rising edge:	0	0011	Signal is shifted to
rising edge:	0	0001	•
rising edge:	0	0000	the right, one FF per
rising edge:	1	1000	clock cycle
rising edge:	0	0100	


Pipeline Operation

- Cycle-by-cycle flow of instructions through the pipelined datapath
- Representation/illustration:
 - "Single-clock-cycle" pipeline diagram
 - Shows pipeline usage in a single cycle
 - Highlight resources used
 - "multi-clock-cycle" pipeline diagram
 - Graph of operation over time

IF for Load, Store, ...




ID for Load, Store, ...




EX for Load






MEM for Load




WB for Load




Corrected Datapath for Load

- Pass alive signals along with the instruction through the pipeline
- Has to write/read register file at the same time
 - Writing reg in first half of clock
 - Reading reg in second half of clock




EX for Store






MEM for Store





WB for Store


No operation


















Multi-Cycle Pipeline Diagram


Showing resource usage

Time (in clock cycles)



Multi-Cycle Pipeline Diagram


Excel style



How many clock cycles to execute these instructions?

- Assume time for stages is
 - 100ps for register read or write
 - 200ps for other stages
- Compare pipelined datapath with single-cycle datapath

Instr	Instr fetch	Register read	ALU op	Memory access	Register write	Total time
lw	200ps	100 ps	200ps	200ps	100 ps	800ps
SW	200ps	100 ps	200ps	200ps		700ps
R-format	200ps	100 ps	200ps		100 ps	600ps
beq	200ps	100 ps	200ps			500ps




- Assume 100 instructions are executed
 - 15% are loads
 - 15% are stores
 - 40% are R format instructions
 - 30% are branches
- Execution time using pipelined processor?

Pipeline Speedup


- If all stages are balanced
 - i.e., all take the same time
 - Time between instructions_{pipelined}
 = Time between instructions_{nonpipelined}
 Number of stages
- If not balanced (previous example),
 - Speedup is less
- Speedup due to increased throughput
 - Latency (time for each instruction) does not decrease

Pipelined Control (Simplified)




Pipelined Control


- Control signals derived from instruction
 - Passed along with corresponding instruction
 - Consumed in appropriate stages




Pipelined Control




What's happening in each stage?



Iw x10, 20(x20) # WB




sub x11, x6, x7 # MEM




add x12, x6, x7 # EX

				Mem Read


	ALU Ctrl out		MemtoReg	Branch




Iw x13, 24(x20) # ID



add x14, x5, x6 # IF



Operations on RF and DM



Pipeline Summary

The BIG Picture

- Pipelining improves performance by increasing instruction throughput
 - Executes multiple instructions in parallel
 - Each instruction has the same latency
- Subject to hazards
 - Structure, data, control
- Instruction set design affects complexity of pipeline implementation