

---

UM-SJTU JOINT INSTITUTE  
INTRODUCTION TO COMPUTER ORGANIZATION  
VE370

---

LABORATORY REPORT

LAB 4  
PIPELINED PROCESSOR

Name: Chunyu Wang

Weiqing Xu

Wenbo Yu

Date: November 9, 2022

# 1 Brief Description of Our Modeling and Implementation

Our basic idea is to modify the pipelined processor we have learned in class, as shown in the figure below:




Figure 1: Caption

To support all the instructions listed in lab manual, we add:

1. a new control signal isJump generated by central control, 1 when jalr, otherwise 0.
2. a 2-to-1 mux in EX stage. The position of the mux is shown in the figure (red thick line). The mux takes the adder result ( $PC + Imm * 2$ ) and ALU result as input data, the jump signal from ID/EX register as selecting signal. The function of this mux is for jalr, since jalr need jump of PC but, as an I-type instruction, the destination can only be calculated by ALU.
3. 3 bit wire of funct3 to Data Memory, in order to know whether the load or save data is word or byte, or unsigned.
4. a new input of mux in WB stage, in order to save the next PC when jal and jalr.

For other detailed modification, we just need to set the control signal:

/	Branch	ALUSrc	ALUOp	MemWrite	MemRead	MemtoReg	Jump	RegWrite
I-type:load	0	1	00	0	1	01	0	1
I-type:Imm	0	1	11	0	0	00	0	1
S-type	0	1	00	1	0	00	0	0
B-type	1	0	01	0	0	00	0	0
jalr	1	1	00	0	0	10	1	1
J-type	1	1	00	0	0	10	0	1
R-type	0	0	10	0	0	00	0	1

ALUSrc	ALU operation	instruction	Zero
0010	x1+x2	add,jal,jalr...	1
1000	x1-x2	sub,beq	(x1==x2)
1001	x1-x2	bne	!(x1==x2)
1100	x1-x2	blt	(x1<x2)
1110	x1-x2	bge	!(x1<x2)
0100	x1^x2	xor	/
0110	x1 x2	or	/
0111	x1&x2	and	/
0001	x1<<x2	sll	/
0101	x1>>x2	srl	/
1101	x1>>x2 (sign extension)	sra	/

## 2 Different Types of Instructions

### 2.1 addi




Figure 2: Result 1.




Figure 3: Result 2.




Figure 4: Result 3.

When  $PC = 0x0$ , it's addi. Control signals are generated and transmitted to pipeline registers.  $0x193$  is first recorded by pipeline register, and then being transmitted to ALU. The result would be recorded by register file after 5 clock cycles in total (note that in this case, the first clock cycle is  $clk=0$ ).

## 2.2 add




Figure 5: Result 1.

> JumpTo[31:0]	00000004	00000326	00000004	00000008	0000000e	00000010	00000014
> IF_ID_nextPC[31:0]	0000000c	00000008	0000000e	00000010	00000014	00000018	0000001c
> IF_ID_cmdPC[31:0]	00000008	00000004	00000008	0000000e	00000010	00000014	00000018
> IF_ID_Instruct[31:0]	00000013	00000013	0052c333	00000013	00000013	40600363	
> ID_ID_nextPC[31:0]	00000008	00000004	00000008	0000000e	00000010	00000014	00000018
> ID_EX_cmdPC[31:0]	00000004	00000000	00000004	00000008	0000000e	00000010	00000014
> ID_EX_data_1[31:0]	00000000	00000000	00000000	00000193	00000193	00000000	
> ID_EX_data_2[31:0]	00000000	00000000	00000000	00000193	00000193	00000000	
> ID_EX Imm[31:0]	00000000	00000193	00000000	00000000	00000000	00000000	
> EX_MEM_nextPC[31:0]	00000004	00000000	00000004	00000008	0000000e	00000010	00000014
> EX_MEM_Ju_To[31:0]	00000326	00000000	00000326	00000004	00000008	0000000e	00000010
> EX_MEM_AL_u[31:0]	00000193	00000000	00000193	00000000	00000326	00000000	00000000
> EX_MEM_data_2[31:0]	00000000	00000000	00000000	00000000	00000193	00000000	00000000
> MEM_WB_n_C[31:0]	00000000	00000000	00000000	00000004	00000008	0000000e	00000010
> MEM_WB_R_m[31:0]	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX
> MEM_WB_AL_u[31:0]	00000000	00000000	00000193	00000000	00000000	00000326	00000000
> ID_EX_Reg_rd[4:0]	00	05	00	00	05	00	00
> EX_MEM_Reg_rd[4:0]	05	00	05	00	00	05	00
> MEM_WB_Reg_rd[4:0]	00	00	00	05	00	00	05

Figure 6: Result 2.

ID_EX_Branch	0								
ID_EX_MemRead	0								
ID_EX_MemWrite	0								
ID_EX_ALUSrc	1								
ID_EX_IsJump	0								
ID_EX_RegWrite	1								
EX_MEM_Branch	0								
EX_MEM_MemRead	0								
EX_MEM_MemWrite	0								
EX_MEM_RegWrite	1								
EX_MEM_IsZero	1								
MEM_WB_RegWrite	0								

Figure 7: Result 3.

> [11][31:0]	00000000					00000000			
> [10][31:0]	00000000					00000000			
> [9][31:0]	00000000					00000000			
> [8][31:0]	00000000					00000000			
> [7][31:0]	00000000					00000000			
> [6][31:0]	00000000				00000000			00000326	
> [5][31:0]	00000000	00000000				00000193			
> [4][31:0]	00000000					00000000			
> [3][31:0]	00000000					00000000			

Figure 8: Result 4.

When  $PC = 0xc$ , it's add. Control signals go into ID/EX pipeline register. Rs1 and Rs2 are given, and the contents would go through ID/EX pipeline register and be added in ALU. The sum would be recorded by register file in x6.

## 2.3 SW




Figure 9: Result 1.




Figure 10: Result 2.




Figure 11: Result 3.




Figure 12: Result 4.

When PC = 0x110, it's sw. It reads data in x5 and x2, and then save the data of x5 into the address indicated by x2. In total, it takes only 4 clock cycles since the result doesn't need to be stored in register file.

## 2.4 lw




Figure 13: Result 1.




Figure 14: Result 2.




Figure 15: Result 3.




Figure 16: Result 4.

When  $PC = 0x118$ , it's `lw`. It reads the address in `x2`, and update it into `x29`. This instruction takes 5 clock cycles since the data read from `DataMemory` need to be recorded into register file.



## 2.5 beq




Figure 17: Result 1.




Figure 18: Result 2.




Figure 19: Result 3.

## 2.6 jal

