

```
1 .data:
2     a: .word 0x18D5FE00
3
4 .text:
5     lw x5 a
6     lui x6 0x0f000
7     sw x5 0(x6)
8     lb x18 1|(x6)
```

x18

s2

0xfffffffffe

```
1 FACT:
2     addi sp sp -8
3     sw x1 4(sp)
4     sw x12 0(sp)
5     addi x5 x0 2
6     bge x12 x5 L1
7     addi x10 x0 1
8     addi sp sp 8
9     jalr x0 x1(0) #jalr x0 0(x1)
10 L1:
11     addi x12 x12 -1
12     jal x1 FACT
13     lw x12 0(sp)
14     lw x1 4(sp)
15     addi sp sp 8
16     mul x10 x10 x12
17     jalr x0 x1(0) #jalr x0 0(x1)
```

HW2 徐平 520021910400 XuMing

3. (1) ~~J-type~~ B-type

(2) loop: blt x29 x0 Exit.
 beq x29 x0 Exit.
 addi x29 x29 -1
 jal x0 loop

Exit:

4. opcode: 1101111 jal J-type.
 rd: 10101 x21

Immediate number: $(11101000100111111111)_2 = (-)91489_{10}$

(1) jal x21 PC-91489

(2) J-type

5. (1)

1111111	10101	00010	010	10000	0100011
---------	-------	-------	-----	-------	---------

 Imm[41:5] rs2 rs1 funct3 Imm[4:0] opcode.

(2) S-type Imm = $(-16)_{10} = (111111100000)_2$
 rs2 = $(2)_{10} = (10101)_2$
 rs1 = x2

6. (1) R-type:

funct7	rs2	rs1	funct3	rd	Opcode
7 bits	6 bits	6 bits	3 bits	6 bits	7 bits

Total: 35 bits

(2) The number of bits of Immediate will come to 10 bits instead of 12 bits


(3) Immediate number: 10 bits range: $\pm 2^{10}$ bytes

7.

00000000	00101	00000	101	01000	1100011
00000000	1000	00000000	00	00000	1101111
111111111111	00101	00101	00101	00101	00101
00000000	00101	1100	000	01100	0110011
111111110001	11111	111	00000	1101111	


```
module reg_32(read_reg1, read_reg2, write_reg, write_data, read_data1, read_data2, reg_write, clk);  
    input [4:0] read_reg1, read_reg2, write_reg;  
    input [31:0] write_data;  
    input reg_write, clk;  
    output reg [31:0] read_data1, read_data2;  
  
    reg [31:0] regs [31:0];  
  
    always @ (posedge clk) begin  
        if(reg_write) regs[write_reg]=write_data;  
        else begin  
            read_data1=regs[read_reg1];  
            read_data2=regs[read_reg2];  
        end  
    end  
end  
endmodule
```

Name	Value
> read_reg1[4:0]	07
> read_reg2[4:0]	09
> write_reg[4:0]	0b
> write_data[31:0]	7777ffff
reg_write	0
clk	1
> read_data1[31:0]	ffff7777
> read_data2[31:0]	7777ffff
> half_period[31:0]	00000003



```

23 module ImmGen(ins,imm);
24     input [31:0] ins;
25     output reg [31:0] imm;
26     integer k;
27     always @(*) begin
28         if(ins[6:0]==7'b1101111) begin //J type
29             imm[19]=ins[31];
30             imm[9:0]=ins[30:21];
31             imm[10]=ins[20];
32             imm[18:11]=ins[19:12];
33             for(k=20;k<32;k=k+1)
34                 imm[k]=imm[19];
35         end
36         else if(ins[6:0]==7'b0010111 || ins[6:0]==7'b0110111) begin //U type
37             imm[31:12]=ins[31:12];
38             for(k=11;k>=0;k=k-1)
39                 imm[k]=0;
40         end
41         else if(ins[6:4]==3'b000 || ins[6:4]==3'b001 || ins[6:4]==3'b111 || ins[6:0]==7'b1100111) begin //I type

```

```

41 else if(ins[6:4]==3'b000 || ins[6:4]==3'b001 || ins[6:4]==3'b111 || ins[6:0]==7'b1100111) begin //I type
42     imm[11:0]=ins[31:20];
43     for(k=12;k<32;k=k+1)
44         imm[k]=imm[11];
45     end
46 else if(ins[6:4]==3'b010) begin //S type
47     imm[11:5]=ins[31:25];
48     imm[4:0]=ins[11:7];
49     for(k=12;k<32;k=k+1)
50         imm[k]=imm[11];
51     end
52 else if(ins[6:4]==3'b110) begin //B type
53     imm[11]=ins[31];
54     imm[9:4]=ins[30:25];
55     imm[3:0]=ins[11:8];
56     imm[10]=ins[7];
57     for(k=12;k<32;k=k+1)
58         imm[k]=imm[11];
59     end
60 end
61 endmodule

```