




# RC6



## **ECE3700J Intro to Computer Organization**

**2023.11.7**

# Data Hazard

- Consider this sequence:

```
(1)  sub  x2, x1, x3
(2)  and  x12, x2, x5
(3)  or   x13, x6, x2
(4)  add  x14, x2, x2
(5)  sw   x15, 100(x2)
```

- Data dependencies between:


(1) & (2)

(1) & (3)

(1) & (4)


(1) & (5)

# Data Hazard




# Data Hazard

**The most important part to understand how to solve a hazard by forwarding**



# Data Hazard





# Data Hazard

- Denotation:
  - e.g., ID/EX.RegisterRs1 = register number for Rs1 sitting in ID/EX pipeline register
- ALU operand register numbers in EX stage are given by
  - ID/EX.RegisterRs1, ID/EX.RegisterRs2
- Data hazards when

EX  
Hazard

- 1a. EX/MEM.RegisterRd = ID/EX.RegisterRs1
- 1b. EX/MEM.RegisterRd = ID/EX.RegisterRs2



Fwd from  
EX/MEM  
pipeline reg

MEM  
Hazard


- 2a. MEM/WB.RegisterRd = ID/EX.RegisterRs1
- 2b. MEM/WB.RegisterRd = ID/EX.RegisterRs2

Fwd from  
MEM/WB  
pipeline reg

# Data Hazard




# Data Hazard






# Control Hazard

## ■ Branch outcome determined in MEM




# Control Hazard

- Wait until branch outcome is determined before fetching the next instruction




# Control Hazard




## Only one stall

# Control Hazard



**Need one stall  
in between**

# Control Hazard




**Need two stalls  
in between**



# Dynamic prediction

## 1-bit Predictor


Inner loop branches mispredicted twice!



- Mispredict as taken on last iteration of inner loop
- Then mispredict as not taken on first iteration of inner loop next time around

# Dynamic prediction

## 2-bit Predictor





**That's all for  
today's RC**