




# Exploring the Limits of Vertical Reuse Automation in PSS-Driven SoC Verification

Petr Badonek, Marcela Zachariasova,  
Alessandra Dolmeta, Guido Masera

# Functional Verification

IP Block A


# Functional Verification




# Reuse




# Reuse



# Reuse




# Reuse




**PSS = Portable Test and Stimulus Standard**

# Portable Test and Stimulus Standard

**PM = Portable Model**




# Portable Test and Stimulus Standard




Vertical Reuse

# Portable Test and Stimulus Standard




# Portable Test and Stimulus Standard

**Technique  
Reuse**



# Portable Test and Stimulus Standard

Vertical  
Reuse



Technique  
Reuse

Simulation



Emulation




FPGA Proto




Horizontal  
Reuse


System V1



System V2




System Vn



# Portable Test and Stimulus Standard

## Layers of Portable Models (PM)




# Portable Test and Stimulus Standard

## Challenge of Reuse




# Portable Test and Stimulus Standard

## Challenge of Reuse




# Portable Test and Stimulus Standard

## Challenge of Reuse




# Portable Test and Stimulus Standard

## Challenge of Reuse




# VerTrace Toolchain overview

## Static Analysis




# VerTrace Toolchain overview

## Static Analysis




# VerTrace Toolchain overview

## Static Analysis




# VerTrace Toolchain overview

## Static Analysis



# VerTrace Toolchain overview


## Static Analysis




<https://gitlab.com/pbardonk/data-control-flow-analyzer>

# Data Flow Analyzer

## Static Analysis



# Data Flow Analyzer



# Code Example

```
// Select module to run
always_ff @(posedge clk_i or negedge rst_i) begin
    if (rst_i == 0) begin
        en_add <= 0;
    end else if (en_i && sel_op != NOP) begin
        case (sel_op)
            ADD, SUB: en_add <= en_i;
            MUL, DIV: en_add <= 0;
            default: // Preserving value
        endcase
    end else begin
        en_add <= 0; // Disable if enable signal is 0
    end
end
```

# Code Example

```
// Select module to run
always_ff @(posedge clk_i or negedge rst_i) begin
    if (rst_i == 0) begin
        en_add <= 0;
    end else if (en_i && sel_op != NOP) begin
        case (sel_op)
            ADD, SUB: en_add <= en_i;
            MUL, DIV: en_add <= 0;
            default: // Preserving value
        endcase
    end else begin
        en_add <= 0; // Disable if enable signal is 0
    end
end
```

# Code Example


```
// Select module to run
always_ff @(posedge clk_i or negedge rst_i) begin
    if (rst_i == 0) begin
        en_add <= 0;
    end else if (en_i && sel_op != NOP) begin
        case (sel_op)
            ADD, SUB: en_add <= en_i;
            MUL, DIV: en_add <= 0;
            default: // Preserving value
        endcase
    end else begin
        en_add <= 0; // Disable if enable signal is 0
    end
end
```

# Code Example

```
// Select module to run
always_ff @(posedge clk_i or negedge rst_i) begin
    if (rst_i == 0) begin
        en_add <= 0;
    end else if (en_i && sel_op != NOP) begin
        case (sel_op)
            ADD, SUB: en_add <= en_i;
            MUL, DIV: en_add <= 0;
            default: // Preserving value
        endcase
    end else begin
        en_add <= 0; // Disable if enable signal is 0
    end
end
```


# Data Flow Graph

```
// Select module to run
always_ff @(posedge clk_i or negedge rst_i) begin
    if (rst_i == 0) begin
        en_add <= 0;
    end else if (en_i && sel_op != NOP) begin
        case (sel_op)
            ADD, SUB: en_add <= en_i;
            MUL, DIV: en_add <= 0;
            default: // Preserving value
        endcase
    end else begin
        en_add <= 0; // Disable if enable signal is 0
    end
end
```




# Data Flow Graph

```
// Select module to run
always_ff @(posedge clk_i or negedge rst_i) begin
    if (rst_i == 0) begin
        en_add <= 0;
    end else if (en_i && sel_op != NOP) begin
        case (sel_op)
            ADD, SUB: en_add <= en_i;
            MUL, DIV: en_add <= 0;
            default: // Preserving value
        endcase
    end else begin
        en_add <= 0; // Disable if enable signal is 0
    end
end
```




# Data Flow Graph

```
// Select module to run
always_ff @(posedge clk_i or negedge rst_i) begin
    if (rst_i == 0) begin
        en_add <= 0;
    end else if (en_i && sel_op != NOP) begin
        case (sel_op)
            ADD, SUB: en_add <= en_i;
            MUL, DIV: en_add <= 0;
            default: // Preserving value
        endcase
    end else begin
        en_add <= 0; // Disable if enable signal is 0
    end
end
```




# Data Flow Graph

```
// Select module to run
always_ff @(posedge clk_i or negedge rst_i) begin
    if (rst_i == 0) begin
        en_add <= 0;
    end else if (en_i && sel_op != NOP) begin
        case (sel_op)
            ADD, SUB: en_add <= en_i;
            MUL, DIV: en_add <= 0;
            default: // Preserving value
        endcase
    end else begin
        en_add <= 0; // Disable if enable signal is 0
    end
end
```




# Data Flow Graph

```
// Select module to run
always_ff @(posedge clk_i or negedge rst_i) begin
    if (rst_i == 0) begin
        en_add <= 0;
    end else if (en_i && sel_op != NOP) begin
        case (sel_op)
            ADD, SUB: en_add <= en_i;
            MUL, DIV: en_add <= 0;
            default: // Preserving value
        endcase
    end else begin
        en_add <= 0; // Disable if enable signal is 0
    end
end
end
```



# Control Flow Analyzer

## Static Analysis




# Control Flow Analyzer




## Assignment Model

```
bmk.rst_i == 1  
bmk.en_i == 1  
bmk.sel_op == ADD
```



# PSS Structure Generation

## Static Analysis



# PSS Model Reuse Demonstration


**PM TOP**

# PSS Model Reuse Demonstration


**PM TOP**

**PM ADD**


# PSS Model Reuse Demonstration



# PSS Model Reuse Demonstration




# Perspective to Other Experiments




# Case Study Setup: Keccak Accelerator

- Why Keccak
- Two integration methods
  - Loosely coupled (memory-mapped bus).
  - Tightly coupled (CV-X-IF).




# Case Study in Numbers




Integration Context	Signals Traced	Signals Requiring Control Flow Analysis
Loosely Coupled - LC 1	31	30
Loosely Coupled - LC 2	252	148
Tightly Coupled - TC 1	38	12
Tightly Coupled - TC 2	44	36
Tightly Coupled - TC 3	2	32
Tightly Coupled - TC 4	319	142


# Loosely Coupled



# Loosely Coupled




# Loosely Coupled




# Loosely Coupled

Software  
Driven  
Challenge




# Tightly Coupled




# Tightly Coupled

Module  
Boundary  
Challenge




# Tightly Coupled

Abstraction  
Challenge



# Tightly Coupled



# Conclusion

- Structural analysis works well up to SoC scale.
- Toolchain reduces effort
- Challenges: protocols, module boundary, abstraction, software.
- Toolchain publicly available  
<https://gitlab.com/pbardonek/data-control-flow-analyzer>
- Future work: complete methodology