




# A UVM SystemVerilog Testbench for Directed & Random Testing of an AMS LDO Voltage Regulator

Charles Dančák (charles@betasoft.org)  
Betasoft Consulting, Santa Clara, California



```
function new(...); //RAND_TRANS constructor.
.
.
.
//Generate random ORDER of test types:
for (int I = 1; I <= TRIALS; I++)
begin:RS_LOOP
    randsequence(TRANSIENT)
        TRANSIENT: RS_LINE_TRANS := 7
            | RS_LOAD_TRANS := 3;
        RS_LINE_TRANS: {ORDER[I] = LINE_TRANS;};
        RS_LOAD_TRANS: {ORDER[I] = LOAD_TRANS;};
    endsequence
end: RS_LOOP
endfunction: new
```

**Generate Test Sequence  
with Random Stability**

