



# Migrating from UVM to UVM-MS

Accellera UVM-AMS Working Group

Tim Pylant, Cadence Design Systems, UVM-AMS WG Vice-Chair



# UVM-AMS WG Member Companies

- Renesas
- Cadence
- Siemens EDA
- Qualcomm
- NXP
- Synopsys
- Texas Instruments


# Why UVM-AMS

- Same reason as UVM – explosion of verification needs
  - Verifying analog functionality/connectivity under large set of digital configurations
  - Digital control system transitions interacting with analog functions
  - Dynamic control between analog & digital circuits under wide range of conditions
  - Finding problems with A/D interaction in unexpected corner cases
- Standard methodology
  - Plug & play reuse of existing UVM components
  - Rich debug and messaging scheme integrated with simulator

# What Are We Trying to Do?

- Define a way to extend UVM to AMS/DMS
  - Modular, reusable testbench components
  - Sequence-based stimulus
  - Take advantage of UVM infrastructure as much as possible
- Reuse as much UVM as possible as DUT is refined from digital to AMS
  - Use extension/factory as much as possible
  - Support UVM architecture for DMS/AMS DUT from the start
- Define standard architecture for D/AMS interaction
  - Minimize traffic across boundary
  - Enable development of D/AMS VIP libraries & ecosystem

# Classical UVM Example



# Terminology

- Analog Mixed-Signal (AMS) simulation and verification refers to systems that can simulate/verify analog/mixed-signal designs as a co-simulation of digital + analog (electrical) solvers
- Digital Mixed-Signal (DMS) simulation and verification refers to systems that can simulate/verify analog/mixed-signal designs within a discrete event-driven solver as digital (logic) and real number models

# Requirements

- Minimal changes to agent to add MS capabilities (driver, monitor, sequence item) that can be applied using `set_type_override_by_type`
- Define analog behavior based on a set of parameters defined in a sequence item and generate that analog signal using an analog resource (MS Bridge)
- Measure the properties of the analog signal, return them to a monitor, and package those properties into a sequence item
- Drive and monitor configurations, controlled by dedicated sequence items and support easy integration into multi-channel test sequences
- Controls can also be set by way of constraints for pre-run configurations.
- Collect/check coverage in the monitor based on property values returned from analog resource or add checkers in analog resource



# What is needed to move from UVM to UVM-MS




# Generating/Driving Discrete Analog Signals

- An analog signal that is not simple DC or a slow changing signal, needs to be a periodic waveform like a sine wave or a sawtooth, or some composition of such sources
- Classical RNM would drive real numbers from UVC sequence/driver within the agent
- **In AMS this would generate too many D2A events or not give enough finesse to the signal**




# Generating/Driving Continuous Analog Signals

- A signal generator for a continuously changing signal can be controlled by four properties determining the **freq(1/λ)**, **phase( $\Phi$ )**, **amplitude(A)**, and **DC bias(v)** of the generated signal
- The properties of the analog signal being driven are controlled by real values, generated by the sequencer
- A UVM sequence\_item contains fields for all the control parameters
- The driver passes the fields of the sequence\_item to the controls for the signal generator



# Overall UVM-MS Methodology



- MS Bridge is the proposed layer that sits between the agent and the (A)MS DUT and consists of a proxy API, SV interface, and an analog resource module
- The ‘proxy’ is an API that conveys analog attributes between the agent and the MS Bridge
- The SV ‘intf’ passes digital/discrete signal values (logic, real, nettype/RNM) between agent and MS Bridge – can be left in top or moved to Bridge


# Verilog-AMS Simulator DC OP

- DC Op – Steady State operating point of all the nodes/branch currents
- Understanding of UVM-MS DC OP is important
  - Need to make sure initial conditions (caps, supplies, timesteps) start with valid values for proper convergence
  - Enable UVM DUT configuration before analog circuit initialization (DC Op).
    - E.g. make a cap open for a particular test before DC op
  - Using #0 is not good practice as it shows poor coding and understanding of the simulator(s) scheduler
- Must raise a UVM objection before DC OP otherwise the simulation finishes

```
virtual task my_ams_test::run_phase(uvm_phase phase);
  ...
  phase.raise_objection(this);
  if ($realtime <= 0.0) #1step; Ensures time is consumed
    `uvm_info("TEST", "AMS DC-OP finished", UVM_MEDIUM)
  my_seq.start(my_seqr); // Launch sequence(s)
  ...
  phase.drop_objection(this); // Test termination
endtask: my_ams_test
```


# Verilog-AMS Simulator Scheduling - Transient

- Analog engine always leads
- Digital to analog events cause matrix re-evaluation and timestep backtrack
- Most simulators see any digital var in the analog block as a D2A to monitor



# Verilog-AMS Best Practices

- Variables are ‘owned’ by one engine but can be read by another
- AMS can’t access digital variables that are dynamic (everything in the matrix is fixed at time 0)
- Generally, avoid ‘string’ datatypes in Verilog-AMS as support is inconsistent and the LRM is not clear
- OOMR to analog-owned variables not allowed – they are not part of the analog matrix



# Proxy “hook-up”

## UVC package

```
class osc_bridge_proxy extends uvm_ms_proxy;  
...  
  pure virtual function void config_wave(...);  
...  
  real freq_out;  
...  
endclass
```

Implement

## UVM config setting

```
module top;  
...  
  osc_bridge osc_bridge(.clk_outp, .clk_outn, .clk_in);  
...  
  initial begin  
    uvm_config_db#(osc_bridge_proxy)::set(null,"*freq_adpt*","bridge_proxy",top.osc_bridge.__uvm_ms_proxy);  
    run_test();  
  end  
endmodule
```

## Proxy instance in MS Bridge module

```
module osc_bridge(...);  
...  
  osc_bridge_core #(...) core (...); // AMS model ← Instance of analog  
...  
  class proxy extends osc_bridge_proxy;  
    ...  
    function void config_wave(input real ampl, bias, phase, freq);  
      core.ampl_in = ampl;  
      core.bias_in = bias;  
      core.phase_in = phase;  
      core.freq_in = freq;  
    endfunction  
  endclass  
  
  proxy __uvm_ms_proxy = new();  
  ...  
  always_comb  
    __uvm_ms_proxy.freq_out = core.freq_out;  
  ...  
endmodule
```

Passes values to analog resource to “program” waveform

Passes values to agent component to “monitor” waveform

# Proxy $\leftrightarrow$ Analog Resource

MS Bridge

Push

```
class osc_bridge_proxy;
    function void config_wave(...);
        core.ampl_in = ampl;
        core.bias_in = bias;
        core.phase_in = phase;
        core.freq_in = freq;
    endfunction
```

Pull

```
function void get_measures(...);
    ampl = core.ampl_out;
    bias = core.bias_out;
    phase = core.phase_out;
    freq = core.freq_out;
endfunction
```

Monitored

```
//real min, max; //from base class
endclass
```

```
always_comb begin
    __uvm_ms_proxy.min = core.min_a;
    __uvm_ms_proxy.max = core.max_a;
end
```

```
osc_bridge_core (...);
```

```
...
real ampl_in;
real bias_in;
real phase_in;
real freq_in;
```

```
analog begin
    vsin = (ampl_in * sin(`M_TWO_PI * freq_in * $abstime));
    ...
end
```

```
real ampl_out;
real bias_out;
real freq_out;
real phase_out;
```

```
Vsig = V(sig);
if (Vsig > max_a)
    max_a = Vsig;
else if (Vsig < min_a)
    min_a = Vsig;
```

If target is different, it's seen  
as a D2A event

Interpolated value

Analog generates update

# UVM Phasing Requirements for UVM-MS

- Analog resources will have parameters and UVM should have a means to read/modify/write them before simulation consumes time
- Implement methods `getParameters()` / `setParameters()` in proxy
- Use existing UVM phases to guarantee read/modify/write order

UVM Phase	What should happen for AMS resources
<code>build</code>	
<code>connect</code>	Read parameters values from 'SV+VAMS' module (Instrument/Passive) into the agent's configuration.
<code>end_of_elaboration</code>	Modify agents parameters based on test requirements
<code>start_of_simulation</code>	Apply agents parameters to 'SV+VAMS' module (Instrument/Passive)
<code>run</code>	Must consume some time to allow DC OP to happen before agents drive sequence items so that synchronization system works. Recommend <pre>task run_phase();   if(\$realtime &lt;= 0.0) #1step; // cause a DC OP to occur</pre>

# Analog Resource Configuration


- Analog components tend to be placed with initial values as parameters. e.g. a decoupling cap on an LDO output
- Allow the MS Bridge to have parameters that are copied from UVM configuration in connect\_phase
- Test cases can override the configuration, which is then set in the analog resource in start\_of\_simulation\_phase

```
class osc_bridge_proxy;
    function res_config getParameters();
        res_config cfg = new();
        cfg.res_val = i_core.rseries_val;
        ...
        return(cfg);
    endfunction
    function void setParameters(res_config cfg);
        i_core.rseries_val = cfg.res_val;
        ...
    endfunction
    ...

```

```
osc_bridge_core (...);
...
parameter res_val = 200;
...
// Initial values set from parameter,
// then set by setParameter in proxy
real rseries_val = res_val;
...
```

# UVM-MS Phasing






# Example Walk-through


UVM digital to UVM-MS



# Frequency\_Adapter DUT




# UVM TB – add analog capability




# Freq\_adapter Waveforms

# Digital




VAMS



# Model of Frequency Adapter Ports in SV


```
module freq_adapter (
    output logic CLKOUT_P,CLKOUT_N; // differential output
    input  logic CLK_IN;           // clock input
    input  logic en_mux, [1:0] sel_mux; // register control
    input  logic [7:0] pw_adj, [1:0] sr_adj, ampl_adj;
);
```



# Model of Frequency Adapter Ports in SV RNM

```
module freq_adapter import cds_rnm_pkg::*; (
    output wreal4state CLKOUT_P,CLKOUT_N; // differential output
    input  wreal4state CLK_IN;           // clock input
    input  logic en_mux, [1:0] sel_mux; // register control
    input  logic [7:0] pw_adj, [1:0] sr_adj, ampl_adj;
);


```



RNM uses event solver so just need to convert logic to real voltage

# Model of Frequency Adapter Ports in VAMS

```
module freq_adapter (CLKOUT_P,CLKOUT_N,CLK_IN,en_mux,sel_mux,pw_adj,sr_adj,ampl_adj);  
  output CLKOUT_P,CLKOUT_N; electrical CLKOUT_P,CLKOUT_N; // differential output  
  input CLK_IN; electrical CLK_IN; // clock input  
  input wire [2:0] en_mux, [1:0] sel_mux; // register control  
  input [7:0] pw_adj, [1:0] sr_adj, ampl_adj; // digital control voltage
```




electrical uses analog solver  
that takes into account VIR

# Analog Resource for SV-RNM/VAMS

## Option 1

- Automatically inserted Connect Modules (CM) converts logic signal values to SV-RNM or electrical equivalents (depending on the DUT)
  - IE card parameters used to configure the connect modules inserted (supply voltage, rise time, drive resistance, etc)
  - No changes required to UVM driver




Not recommended  
where control over  
critical analog signals  
needed

# Analog Resource for SV-RNM/VAMS

## Option 2

- Analog resource uses proxy attributes to generate analog signal algorithmically
  - Proxy used to pass attributes that define type and shape of analog signal
  - Same agent/MS Bridge with swappable analog resource for VAMS electrical signals or SVRNM real/user-defined signals
  - Requires override of UVM driver and sequence item to change functionality from driving signals through interface to passing values through proxy

This is the option used  
for the demo



Recommended for  
continuously  
changing signals such  
as sine wave

# Steps to create a UVM-MS agent

- Create Bridge module
  - Contains Analog Resource and Proxy
- Extend classes for Driver, Monitor and Sequence Item
  - Use `set_type_override_by_type` to use extended classes

# osc\_bridge

```
3 module osc_bridge import cds_rnm_pkg::*; (
4   input wire osc_clk,
5   output wire osc_clk_p,
6   output wire osc_clk_n
7 );
8
9 //UVM + MS extras
10 import uvm_pkg::*;
11 import uvm_ms_pkg::*;
12 `include "uvm_macros.svh"
13 `include "uvm_ms.svh"
14
15 //UVM package for this component
16 import osc_pkg::*;
17
18 //Selection bit to choose between single-ended clock and differential clock
19 parameter bit diff_sel = 0;
20 parameter passive = 0;
21
22 //Class proxy extends the osc_bridge_proxy included in osc_pkg.sv
23 //The implementation for the config_wave push function is defined here
24 class proxy extends osc_bridge_proxy;
25
26   function new(string name = "");
27     super.new(name);
28   endfunction : new
29
30   function void config_wave(input real ampl, bias, freq, enable);
31     core.ampl_in = ampl;
32     core.bias_in = bias;
33     core.freq_in = freq;
34     core.enable = enable;
35   endfunction
36 endclass
37
38 proxy __uvm_ms_proxy = new("__uvm_ms_proxy");
39
40 //Connections from proxy to core
41 always @(__uvm_ms_proxy.delay_in, __uvm_ms_proxy.duration_in, __uvm_ms_proxy.sampling_do) begin
42   core.delay_in = __uvm_ms_proxy.delay_in;
43   core.duration_in = __uvm_ms_proxy.duration_in;
44   core.sampling_do = __uvm_ms_proxy.sampling_do;
45 end
46
47 //Connections from core to proxy
48 always_comb begin
49   __uvm_ms_proxy.sampling_done = core.sampling_done;
50   __uvm_ms_proxy.ampl_out = core.ampl_out;
51   __uvm_ms_proxy.bias_out = core.bias_out;
52   __uvm_ms_proxy.freq_out = core.freq_out;
53 end
54
55 //Analog resource instantiation
56 osc_bridge_core #(diff_sel(diff_sel), .passive(passive)) core (
57   .osc_clk(osc_clk),
58   .osc_clk_p(osc_clk_p),
59   .osc_clk_n(osc_clk_n)
60 );
61
62 endmodule
63
```

# osc\_driver → osc\_ms\_driver

UVM

```
7 class osc_driver extends uvm_driver #(osc_transaction);
8
9 // The virtual interface used to drive and view HDL signals.
10 virtual interface osc_if vif;
11
12 // Count transactions sent
13 int num_sent;
14
15 // period of the generated clock
16 real period;
17
18 // component macro
19 `uvm_component_utils_begin(osc_driver)
20   `uvm_field_int(num_sent, UVM_ALL_ON)
21   `uvm_field_real(period, UVM_ALL_ON)
22 `uvm_component_utils_end
23
24 int test_config;
25
26 // Constructor - required syntax for UVM automation and utilities
27 function new (string name, uvm_component parent);
28   super.new(name, parent);
29 endfunction : new
30
31 virtual function void build_phase(uvm_phase phase);
32   super.build_phase(phase);
33 endfunction
34
35 function void connect_phase(uvm_phase phase);
36   if (!uvm_config_db#(virtual osc_if)::get(this,"","vif", vif))
37     `uvm_error("NOVIF", {"virtual interface must be set for: ",get_full_name(),".vif"})
38 endfunction: connect_phase
39
40 // UVM run() phase
41 task run_phase(uvm_phase phase);
42   get_and_drive();
43 endtask : run_phase
```

UVM-MS

```
107 class osc_ms_source_driver extends osc_driver;
108
109 protected osc_bridge_proxy bridge_proxy;
110
111 osc_ms_transaction ms_req;
112
113 // Count transactions sent
114 int num_sent;
115
116 // Get value to drive onto diff_sel
117 bit diff_sel;
118
119 // Provide implementations of virtual methods such as get_type_name and create
120 `uvm_component_utils_begin(osc_ms_source_driver)
121   `uvm_field_int(diff_sel, UVM_ALL_ON)
122 `uvm_component_utils_end
123
124 virtual function void build_phase(uvm_phase phase);
125   super.build_phase(phase);
126
127
128 if(!uvm_config_db#(osc_bridge_proxy)::get(this,"","bridge_proxy",bridge_proxy))
129   `uvm_error(get_type_name(),"bridge proxy not configured");
130
131 endfunction
```

```
153 // Gets transactions from the sequencer and passes them to the driver.
154 task osc_ms_source_driver::get_and_drive();
155 forever begin
156   // Get new item from the sequencer
157   seq_item_port.get_next_item(req);
158   $cast(ms_req,req);
159   // Drive the item
160   drive_transaction(ms_req);
161   fork
162     #(200*1ns); //Time for transaction
163     begin : sample_thread
164       #(1ns) bridge_proxy.sampling_do = 1;
165       #(1ns) bridge_proxy.sampling_do = 0;
166     end
167   join
168   // Communicate item done to the sequencer
169   seq_item_port.item_done();
170 end
171 endtask : get_and_drive
```

# osc\_monitor → osc\_ms\_monitor

## UVM

```
6 class osc_monitor extends uvm_monitor;
7
8 // Virtual Interface for monitoring DUT signals
9 virtual interface osc_if vif; ——————→
10
11 osc_transaction osc_clk_transaction, osc_clk_p_transaction;
12
13 // This TLM port is used to connect the monitor to the scoreboard
14 uvm_analysis_port #(osc_transaction) item_collected_port;
15
16 function void build_phase(uvm_phase phase);
17 | super.build_phase(phase);
18 endfunction: build_phase
19
20
21 function void connect_phase(uvm_phase phase);
22 | if (!uvm_config_db#(virtual osc_if)::get(this, get_full_name(), "vif", vif))
23 | | `uvm_error("NOVIF", {"virtual interface must be set for: ",get_full_name(),".vif"})
24 | if (!uvm_config_int::get(this,"","diff_sel", diff_sel))
25 | | `uvm_error("NOCONFIG", {"value must be set for: ",get_full_name(),".diff_sel"})
26 | else `uvm_info("CONFIG_CORRECT", {"Value of ",get_full_name(), $sformatf(".diff_sel = %d",diff_sel)})
27 endfunction: connect_phase
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
```

## UVM-MS

```
201 class osc_ms_source_monitor extends osc_monitor;
202
203 // Virtual Interface for monitoring DUT signals
204 protected osc_bridge_proxy bridge_proxy;
205 // Count transactions collected
206 int num_col,
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301 virtual function void build_phase(uvm_phase phase);
302 | super.build_phase(phase);
303 | if(!uvm_config_db#(osc_bridge_proxy)::get(this,"","bridge_proxy",bridge_proxy))
304 | | `uvm_error(get_type_name(),"bridge proxy not configured");
305 endfunction
```

## osc\_bridge

```
//Connections from core to proxy
always_comb begin
    _uvm_ms_proxy.sampling_done = core.sampling_done;
    _uvm_ms_proxy.ampl_out = core.ampl_out;
    _uvm_ms_proxy.bias_out = core.bias_out;
    _uvm_ms_proxy.freq_out = core.freq_out;
end
```

```
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
8010
8011
8012
8013
8014
8015
8016
8017
8018
8019
8020
8021
8022
8023
8024
8025
8026
8027
8028
8029
8030
8031
8032
8033
8034
8035
8036
8037
8038
8039
8040
8041
8042
8043
8044
8045
8046
8047
8048
8049
8050
8051
8052
8053
8054
8055
8056
8057
8058
8059
8060
8061
8062
8063
8064
8065
8066
8067
8068
8069
8070
8071
8072
8073
8074
8075
8076
8077
8078
8079
8080
8081
8082
8083
8084
8085
8086
8087
8088
8089
8090
8091
8092
8093
8094
8095
8096
8097
8098
8099
80100
80101
80102
80103
80104
80105
80106
80107
80108
80109
80110
80111
80112
80113
80114
80115
80116
80117
80118
80119
80120
80121
80122
80123
80124
80125
80126
80127
80128
80129
80130
80131
80132
80133
80134
80135
80136
80137
80138
80139
80140
80141
80142
80143
80144
80145
80146
80147
80148
80149
80150
80151
80152
80153
80154
80155
80156
80157
80158
80159
80160
80161
80162
80163
80164
80165
80166
80167
80168
80169
80170
80171
80172
80173
80174
80175
80176
80177
80178
80179
80180
80181
80182
80183
80184
80185
80186
80187
80188
80189
80190
80191
80192
80193
80194
80195
80196
80197
80198
80199
80200
80201
80202
80203
80204
80205
80206
80207
80208
80209
80210
80211
80212
80213
80214
80215
80216
80217
80218
80219
80220
80221
80222
80223
80224
80225
80226
80227
80228
80229
80230
80231
80232
80233
80234
80235
80236
80237
80238
80239
80240
80241
80242
80243
80244
80245
80246
80247
80248
80249
80250
80251
80252
80253
80254
80255
80256
80257
80258
80259
80260
80261
80262
80263
80264
80265
80266
80267
80268
80269
80270
80271
80272
80273
80274
80275
80276
80277
80278
80279
80280
80281
80282
80283
80284
80285
80286
80287
80288
80289
80290
80291
80292
80293
80294
80295
80296
80297
80298
80299
802100
802101
802102
802103
802104
802105
802106
802107
802108
802109
802110
802111
802112
802113
802114
802115
802116
802117
802118
802119
802120
802121
802122
802123
802124
802125
802126
802127
802128
802129
802130
802131
802132
802133
802134
802135
802136
802137
802138
802139
802140
802141
802142
802143
802144
802145
802146
802147
802148
802149
802150
802151
802152
802153
802154
802155
802156
802157
802158
802159
802160
802161
802162
802163
802164
802165
802166
802167
802168
802169
802170
802171
802172
802173
802174
802175
802176
802177
802178
802179
802180
802181
802182
802183
802184
802185
802186
802187
802188
802189
802190
802191
802192
802193
802194
802195
802196
802197
802198
802199
802200
802201
802202
802203
802204
802205
802206
802207
802208
802209
802210
802211
802212
802213
802214
802215
802216
802217
802218
802219
802220
802221
802222
802223
802224
802225
802226
802227
802228
802229
8022210
8022211
8022212
8022213
8022214
8022215
8022216
8022217
8022218
8022219
80222110
80222111
80222112
80222113
80222114
80222115
80222116
80222117
80222118
80222119
802221110
802221111
802221112
802221113
802221114
802221115
802221116
802221117
802221118
802221119
8022211110
8022211111
8022211112
8022211113
8022211114
8022211115
8022211116
8022211117
8022211118
8022211119
80222111110
80222111111
80222111112
80222111113
80222111114
80222111115
80222111116
80222111117
80222111118
80222111119
802221111110
802221111111
802221111112
802221111113
802221111114
802221111115
802221111116
802221111117
802221111118
802221111119
8022211111110
8022211111111
8022211111112
8022211111113
8022211111114
8022211111115
8022211111116
8022211111117
8022211111118
8022211111119
80222111111110
80222111111111
80222111111112
80222111111113
80222111111114
80222111111115
80222111111116
80222111111117
80222111111118
80222111111119
802221111111110
802221111111111
802221111111112
802221111111113
802221111111114
802221111111115
802221111111116
802221111111117
802221111111118
802221111111119
8022211111111110
8022211111111111
8022211111111112
8022211111111113
8022211111111114
8022211111111115
8022211111111116
8022211111111117
8022211111111118
8022211111111119
80222111111111110
80222111111111111
80222111111111112
80222111111111113
80222111111111114
80222111111111115
80222111111111116
80222111111111117
80222111111111118
80222111111111119
802221111111111110
802221111111111111
802221111111111112
802221111111111113
802221111111111114
802221111111111115
802221111111111116
802221111111111117
802221111111111118
802221111111111119
8022211111111111110
8022211111111111111
8022211111111111112
8022211111111111113
8022211111111111114
8022211111111111115
8022211111111111116
8022211111111111117
8022211111111111118
8022211111111111119
80222111111111111110
80222111111111111111
80222111111111111112
80222111111111111113
80222111111111111114
80222111111111111115
80222111111111111116
80222111111111111117
80222111111111111118
80222111111111111119
802221111111111111110
802221111111111111111
802221111111111111112
802221111111111111113
802221111111111111114
802221111111111111115
802221111111111111116
802221111111111111117
802221111111111111118
802221111111111111119
8022211111111111111110
8022211111111111111111
8022211111111111111112
8022211111111111111113
8022211111111111111114
8022211111111111111115
8022211111111111111116
8022211111111111111117
8022211111111111111118
8022211111111111111119
80222111111111111111110
80222111111111111111111
80222111111111111111112
80222111111111111111113
80222111111111111111114
80222111111111111111115
80222111111111111111116
80222111111111111111117
80222111111111111111118
80222111111111111111119
802221111111111111111110
802221111111111111111111
802221111111111111111112
802221111111111111111113
802221111111111111111114
802221111111111111111115
802221111111111111111116
802221111111111111111117
802221111111111111111118
802221111111111111111119
8022211111111111111111110
8022211111111111111111111
8022211111111111111111112
8022211111111111111111113
8022211111111111111111114
8022211111111111111111115
8022211111111111111111116
8022211111111111111111117
8022211111111111111111118
8022211111111111111111119
80222111111111111111111110
80222111111111111111111111
80222111111111111111111112
80222111111111111111111113
80222111111111111111111114
80222111111111111111111115
80222111111111111111111116
80222111111111111111111117
80222111111111111111111118
80222111111111111111111119
802221111111111111111111110
802221111111111111111111111
802221111111111111111111112
802221111111111111111111113
802221111111111111111111114
802221111111111111111111115
802221111111111111111111116
802221111111111111111111117
802221111111111111111111118
802221111111111111111111119
8022211111111111111111111110
8022211111111111111111111111
8022211111111111111111111112
8022211111111111111111111113
8022211111111111111111111114
8022211111111111111111111115
8022211111111111111111111116
8022211111111111111111111117
8022211111111111111111111118
8022211111111111111111111119
80222111111111111111111111110
80222111111111111111111111111
80222111111111111111111111112
80222111111111111111111111113
80222111111111111111111111114
80222111111111111111111111115
80222111111111111111111111116
80222111111111111111111111117
80222111111111111111111111118
80222111111111111111111111119
802221111111111111111111111110
802221111111111111111111111111
802221111111111111111111111112
802221111111111111111111111113
802221111111111111111111111114
802221111111111111111111111115
802221111111111111111111111116
802221111111111111111111111117
802221111111111111111111111118
802221111111111111111111111119
8022211111111111111111111111110
8022211111111111111111111111111
8022211111111111111111111111112
8022211111111111111111111111113
8022211111111111111111111111114
8022211111111111111111111111115
8022211111111111111111111111116
8022211111111111111111111111117
8022211111111111111111111111118
8022211111111111111111111111119
80222111111111111111111111111110
80222111111111111111111111111111
80222111111111111111111111111112
80222111111111111111111111111113
80222111111111111111111111111114
80222111111111111111111111111115
80222111111111111111111111111116
80222111111111111111111111111117
80222111111111111111111111111118
80222111111111111111111111111119
```

# osc\_transaction → osc\_ms\_transaction

**UVM**

```
7 class osc_transaction extends uvm_sequence_item;
8
9   rand real freq; // frequency of input clock
10  bit diff_sel;
11
12  `uvm_object_utils_begin(osc_transaction)
13    `uvm_field_real(freq, UVM_ALL_ON)
14  `uvm_object_utils_end
15
16  // Constraints go here
17  constraint default_freq_c {
18    freq > 5e8;
19    freq < 1e9;
20  }
21
22  // Constructor - required syntax for UVM automation and utilities
23  function new (string name = "osc_transaction");
24    super.new(name);
25  endfunction : new
26
27 endclass : osc_transaction
```

**UVM-MS**

```
35 class osc_ms_transaction extends osc_transaction;
36
37   rand osc_ms_data_type_e data_type;
38
39   // Drive fields
40   rand real ampl;
41   rand real bias;
42   rand bit enable;
43
44   // Measurement fields
45   rand real delay;    //Delay in ns
46   rand int duration;
47
48   `uvm_object_utils_begin(osc_ms_transaction)
49     `uvm_field_enum(osc_ms_data_type_e, data_type, UVM_DEFAULT)
50     `uvm_field_real(ampl, UVM_DEFAULT)
51     `uvm_field_real(bias, UVM_DEFAULT)
52     `uvm_field_int(enable, UVM_DEFAULT)
53     `uvm_field_real(delay, UVM_DEFAULT)
54     `uvm_field_int(duration, UVM_DEFAULT)
55   `uvm_object_utils_end
56
57   // Constraints go here
58   // To override, use the same constraint name or TCL to disable
59   constraint default_drive_trans_c {
60     ampl > 0.95;
61     ampl < 1.65;
62     bias inside {[ -0.05 : 0.5 ]};
63     enable dist { 1'b0 := 1 , 1'b1 := 5 };
64   }
65   constraint default_measurement_trans_c {
66     duration > 20;
67     duration < 32;
68     delay > 0.0;
69     delay < 1.0;
70   }
```

# freq\_adpt\_tb → freq\_adpt\_ms\_tb

UVM

```
2 class freq_adpt_tb extends uvm_env;
3
4 // component macro
5 `uvm_component_utils(freq_adpt_tb)
6
7 registers_env registers;
8 osc_env freq_generator;
9 osc_env freq_detector;
10
11 freq_adpt_scoreboard freq_adpt_sb;
12
13 // Constructor
14 function new (string name, uvm_component parent=null);
15 | super.new(name, parent);
16 endfunction : new
17
18 // UVM build() phase
19 function void build_phase(uvm_phase phase);
20 | `uvm_info("MSG","In the build phase",UVM_MEDIUM)
21
22 // set up virtual interfaces for UVCs and scoreboard
23 uvm_config_db#(virtual osc_if)::set(this,"freq_generator","vif", top.generator_if);
24 uvm_config_db#(virtual osc_if)::set(this,"freq_detector","vif", top.detector_if);
25 uvm_config_db#(virtual registers_if)::set(this,"registers.reg_agent.*", "reg_vif", top.reg_if);
26
27 // config the value of diff_sel for freq_generator to 0 - single-ended clock generation
28 uvm_config_int::set(this,"freq_generator.agent.*","diff_sel", 0);
29 // config the value of diff_sel for freq_detector to 1 - differential clock detection
30 uvm_config_int::set(this,"freq_detector.agent.*","diff_sel", 1);
31
32 super.build_phase(phase);
33
34 // create the envs for the generator, detector, registers and scoreboard
35 freq_generator = osc_env::type_id::create("freq_generator", this);
36 freq_detector = osc_env::type_id::create("freq_detector", this);
37 registers = registers_env::type_id::create("registers", this);
38 freq_adpt_sb = freq_adpt_scoreboard::type_id::create("freq_adpt_sb", this);
39
40 endfunction : build_phase
41
42 // UVM connect_phase
43 function void connect_phase(uvm_phase phase);
44 // Connect the TLM ports from the UVCs to the scoreboard
45 registers.reg_agent.monitor.item_collected_port.connect(freq_adpt_sb.sb_registers_in);
46 freq_generator.agent.monitor.item_collected_port.connect(freq_adpt_sb.sb_osc_gen);
47 freq_detector.agent.monitor.item_collected_port.connect(freq_adpt_sb.sb_osc_det);
48 endfunction : connect_phase
```

UVM-MS

```
33 class freq_adpt_ms_tb extends freq_adpt_tb;
34
35 // component macro
36 `uvm_component_utils(freq_adpt_ms_tb)
37
38 //freq_adpt_ms_scoreboard freq_adpt_sb;
39
40 // Constructor
41 function new (string name, uvm_component parent=null);
42 | super.new(name, parent);
43 endfunction : new
44
45 // UVM build() phase
46 function void build_phase(uvm_phase phase);
47 |`ifdef UVM_AMS
48 // set up bridge proxy pointer references to generator and detector UVCs
49 uvm_config_db #(osc_bridge_proxy)::set(this,"freq_generator.agent.*","bridge_proxy", top.generator_bridge.__uvm_ms_proxy);
50 uvm_config_db #(osc_bridge_proxy)::set(this,"freq_detector.agent.*","bridge_proxy", top.detector_bridge.__uvm_ms_proxy);
51 `endif
52
53 // override driver, monitor, and scoreboard with UVM-AMS versions
54 set_type_override_by_type(osc_transaction::get_type(),osc_ms_transaction::get_type());
55 set_type_override_by_type(osc_driver::get_type(),osc_ms_source_driver::get_type());
56 set_type_override_by_type(osc_monitor::get_type(),osc_ms_source_monitor::get_type());
57 set_type_override_by_type(freq_adpt_scoreboard::get_type(),freq_adpt_ms_scoreboard::get_type());
58
59 super.build_phase(phase);
60
61 endfunction
62
63 endclass : freq_adpt_ms_tb
```

# freq\_adpt\_scoreboard → freq\_adpt\_ms\_scoreboard

UVM

```
4 class freq_adpt_scoreboard extends uvm_scoreboard;
5
6   cover_e coverage_control = COV_ENABLE;//COV_ENABLE;
7
8   // component utils macro
9   `uvm_component_utils_begin(freq_adpt_scoreboard)
10  | `uvm_field_enum(cover_e, coverage_control, UVM_ALL_ON)
11  `uvm_component_utils_end
12
13   // define TLM port imp object
14   `uvm_analysis_imp_decl(_registers)
15   `uvm_analysis_imp_decl(_osc_gen)
16   `uvm_analysis_imp_decl(_osc_det)
17
18   uvm_analysis_imp_registers #(registers_packet, freq_adpt_scoreboard) sb_registers_in;
19   uvm_analysis_imp_osc_gen #(osc_transaction, freq_adpt_scoreboard) sb_osc_gen;
20   uvm_analysis_imp_osc_det #(osc_transaction, freq_adpt_scoreboard) sb_osc_det;
21
22   // write()
23   virtual function void write_registers(registers_packet packet);
24     registers_packet sb_packet;
25     // Make a copy for storing in the scoreboard
26     $cast(sb_packet, packet.clone()); // Clone returns uvm_object type
27     reg_packets_in++;
28
29     if(sb_packet.addr > 7)
30       reg_in_drop++;
31
32     else begin
33       if(sb_packet.wen && !sb_packet.r)
34         rdata <= 8'h00;
35       if(sb_packet.addr < 3)
36         | INT_REG[sb_packet.addr] <= sl
37       end
38       MUX_REG = INT_REG[1];
39       en_mux = MUX_REG[2];
40       sel_mux = MUX_REG[1:0];
41
42     end
43   endfunction
44
45   endfunction
46
47   endclass
```

UVM-MS

```
282   // write() function for registers is not required
283
284   // write() function for frequency generator
285   virtual function void write_osc_gen(osc_transaction packet);
286     osc_ms_transaction sb_packet;
287     $cast(sb_packet, packet.clone()); // Clone returns uvm_object type
288     freq_generator_packets_in++;
289     freq = sb_packet.freq;
290     ampl = sb_packet.ampl;
291     bias = sb_packet.bias;
292     $uvm_info("WRITE_OSC_GEN",$sformatf("\nFreq = %f\tAmpl = %f \t Bias = %f",freq,ampl,bias),UVM_LOW)
293   endfunction: write_osc_gen
294
295   // write() function for detector
296   virtual function void write_osc_det(osc_transaction packet);
297     osc_ms_transaction sb_packet;
298     $cast(sb_packet, packet.clone()); // Clone returns uvm_object type
299
300     if(en_mux) begin
301       // Compare output freq with expected result calculated from input freq
302     end
303   endfunction: write_osc_det
304
305   endclass
```

# How to check tests?

- Send expectations about ongoing outputs to agents monitoring meters.
  - Use Assertions to report errors when output is not within expected parameters
  - Test sends sequence item to agents as expectations change.
  - Test must be able to predict expectations.
- Reference model gets sequence items affecting the block and predicts expectations.
  - Can be sent to agents monitoring outputs. Where data can be used in assertions.
  - Sent as item to a scoreboard for check against similar item collected from DUT.
  - Scoreboard uses item compare method to determine match / no match.
- How to coordinate item generation between DUT and Reference model?
  - In digital designs the TLM model assumes that output transactions are generated as a result of input transactions.
  - Is such a transaction response the right approach in general for Analog?



# Demo






# UVM Messaging



# Messages for Debug and Error Reporting

- Debugging activity inside a large environment with many agents is critical.
- Need to report:
  - Errors
  - Debug
  - Progress
- Messages need to be categorized via severity:
  - Fatal, Error, Warning, Info
- Need to link actions with messages
  - Stop simulation on fatal or after four errors
  - Summarize number of messages reported
- Need a different mechanism than simulator messages to avoid filtering effects

# UVM Messaging System



# UVM Messaging from Analog Resource

- UVM Reporting macros not supported in Verilog-AMS modules
  - Take advantage of up-scoping to access SV bridge
- ``include "uvm_ms.vamsh"` in Verilog-AMS analog resource or  
``include "uvm_ms.vdmsh"` in SystemVerilog analog resource
  - localparams to define UVM Verbosity levels as integers to match UVM enum
  - Macros to wrap the `uvm_ms_*` reporting function calls defined in `uvm_ms.svh`
- ``include "uvm_ms.svh"` in MS Bridge (SV)
  - Definitions of the functions called by analog resource
  - Provides macros for ``uvm_ms_[info|warning|error|fatal] (...)`
  - Utilizes the `"__uvm_ms_proxy"` declaration as the originating path for analog resource UVM messages

# UVM Messaging Example for Verilog-AMS Resource

- Use analog domain to detect the issue and toggle a flag
- Flag is detected by absdelta to then report the message via the digital engine
- Example

```
analog begin
    if((I_PLUS > 1.0) && !I_thr_triggered) I_thr_triggered = 1;
    else if(I_PLUS < 0.9) I_thr_triggered = 0;
end
//Convert the detection in the analog block to a UVM report.
string message;
always@(absdelta(I_thr_triggered,1,0,0,1)) begin
    $sformat(message,"The Current is above the thresholds @ %e",I_PLUS);
    if(I_thr_triggered) `uvm_ms_error(P_TYPE,message)
end
```

Up-scope function call

# UVM Message – Analog block

“**uvm\_ms.vamsh**” `uvm_ms_info` function is found via up-scope and executed from SV bridge

```
`define uvm_ms_info(id,message,uvm_verbosity) \
    uvm_ms_info(id,message,uvm_verbosity,$sformatf("%m"),`__FILE__,`__LINE__);
```

## **osc\_core.vams**

```
`include "uvm_ms.vamsh"
`uvm_ms_info("FREQ_UPDATE",$sformatf("freq=%e Hz period=%e ns", freq_in, out_period), \
UVM_MEDIUM)
```

## “**uvm\_ms.svh**”


```
function void uvm_ms_info(id,message,uvm_verbosity,uvm_path,`__FILE__,`__LINE__);
  uvm_component CTXT;
  CTXT=uvm_ms_get_bridge_path(uvm_path); // get path to uvm_component in top.bridge
  CTXT.uvm_report_info(id,message,uvm_verbosity'(verbosity_level),file,line);
endfunction: uvm_info
```

## **osc\_bridge.sv**

```
`include "uvm_ms.svh"
`uvm_ms_reporter // instantiates uvm_ms_reporter component to be used with messaging
```

```
UVM_INFO ../uvc_lib/osc/vams/osc_bridge_core.vams(98) @ 52001.098068ns: top.detector_bridge
[FREQ_UPDATE] The Current is above the threshold @ 1.178812e+00A
```

# UVM-AMS Standard Release Schedule



# Conclusions

- There is a need for more advanced, standard methodologies for scalable, reusable and metric-driven mixed-signal (AMS/DMS) verification
- The UVM-AMS WG proposal addresses the gaps in current verification methodology standards
- Extend UVM class-based approach to seamlessly support the module-based approach (MS Bridge) needed for mixed-signal verification
  - Targeting analog/mixed-signal contents (RNM, electrical/SPICE)
  - Application and extension of existing UVM concepts and components
    - Sequencer, Driver, Monitor
    - MS Bridge / Analog resources
    - UVM Messaging System

# Changes for UVM-AMS from UVM

- `uvm_*_printer print_real()` uses `%f` formatting, which truncates very small values
  - Override with `uvm_radix_real_exp`
- UVM messaging macros don't work in modules
  - Created macros and methodology to support Analog Resource
- UVM-MS specific include/import files

Statement	Usage	
<code>import uvm_ms_pkg::*;  </code>	Within the MS Bridge and <code>uvm_ms_agent</code>	Defines <code>uvm_ms_proxy</code> template class
<code>`include "uvm_ms.vamsh"</code>	Within <code>analog_resource</code> modules defined as Verilog-AMS	Defines UVM-MS messaging macro/functions
<code>`include "uvm_ms.dmsh"</code>	Within <code>analog_resource</code> modules defined as SystemVerilog	Defines UVM-MS messaging macro/functions
<code>`include "uvm_ms.svh"</code>	Within the MS Bridge to enable the messaging from the <code>analog_resource</code>	Requires the MS Proxy instance to be named <code>_uvm_ms_proxy</code>



# Questions?

