

Welcome to the browser simulator

Welcome to learn HDL simulator

What you'll build toward

- Across the course you'll tour the five IDE panes, load a tiny DUT and use Run, Stop
- Glance at style and synth hints
- Sibling courses cover Verilog language depth, Icarus

Two tracks, one idea


- Track A is the public HDL Simulator in a modern browser, Files, Hierarchy, Signals, Wave
- Track B is the platform's hdl-sim concept labs
- You may do either track, or both
- A good rhythm is browser lab first for the idea

Set up Track A

- Open the public HDL Simulator in a modern browser
- Optional: keep a tiny counter or testbench sketch ready from learn Verilog
- From this course folder, open module READMEs and EXAMPLES prompts as you go

Set up Track B

- From the monorepo
- All seven hdl-sim literacy labs ship, plus the style and synth bridge labs
- If you prefer, use the published tools site instead
- Confirm you can reach the index, the next module sends you into the UI tour lab



How to move through modules

- For each module
- Prefer Track B when you want graded challenges
- When you finish this intro checklist, continue to the UI tour