

Style & synth hints

Simulator literacy is not only Run and waves

What to notice

- In style practice, watch naming, module structure
- In synth-lint practice
- One named idea you will watch for later is enough for this module

Browser labs

Digital Design and Verification Platform

HomeTools

Home / Tools / HDL style

INTERACTIVE TOOL

Naming / style checker

Teaching style hints from the HDL engine (lintStyle): clk / rst_n naming, always_ff / always_comb, and logic over reg. The same API powers live Problems assist in the simulator IDE. Starter: clean FF with clk + rst_n.

Starter example: clean always_ff with clk + rst_n. Try snippets that emit style hints, then fix them.

Challenge 0 / 22 cleared

Quiz: what is this: This lab's lintStyle API is...

☐ a teaching / assist style pack — not Verible or a company style guide

☐ identical to Vivado lint

☐ only a formatter

☐ a synthesis tool

Show hint

Check

Next

Load challenge setup

Idle

Quiz: what is this

Quiz: clock name

Quiz: reset name

Quiz: always_ff

Quiz: always_comb

Quiz: logic vs reg

Quiz: IDE assist

Lint: clean FF

Lint: name-clk

Lint: name-rst

Lint: prefer-always-ff

Lint: prefer-always-comb

Lint: prefer-logic

Lint: good always_comb

Fix: rename clock+clk

Fix: reset+rst_n

Lint: parse-error

Quiz: severity

Filter: only name-clk

Quiz: vs synth-lint

Lint: all rules default

Quiz: beyond teaching

Lab starter

Public simulator practice

- In the public IDE
- Even if the IDE is quiet, ask yourself one synth question
- Carry that question into later Verilog and Verilator work

Pitfalls to watch

- Do not treat this bridge as a complete coding-standard course
- Do not ignore lint just because the sim passed
- Do not “fix” synth issues by forcing signals in the wave, that hides the problem
- Keep the scope small: awareness now, depth in sibling courses

Your turn

- Complete the checklist
- Optional: note the same idea once in the public simulator
- When you are ready, take the short quiz, then spend free practice time in the public IDE