

Welcome to SV testbench

Welcome to learn SV testbench

What you'll build toward

- Compare directed TB to UVM
- Browser labs teach the idea fast

Two tracks, one idea


- Track A is your local toolchain, SystemVerilog testbench files, Make or a course script
- Track B is the platform's SV TB concept labs
- You may do either track, or both
- A good rhythm is browser first for the picture

Set up Track A

- Install the tools named in the course two-tracks doc
- Open this course folder and skim module READMEs as you go
- Run the course module self-check script when you want automated checklist feedback
- You are not expected to run a full UVM flow here

Set up Track B

- From the monorepo
- Labs for TB anatomy, self-check, clock and reset, and later topics are shipped
- If you prefer, use the published tools site instead
- Either way, confirm you can reach the index, the next module sends you into TB anatomy



How to move through modules

- For each module
- Prefer Track B when you want graded challenges on structure and timing
- When you finish this intro checklist, continue to TB anatomy