

Welcome to UART

UART shows up everywhere in bring-up and debug

What you'll build toward

- Across the course you follow one protocol arc
- Finally TB versus UVM layering
- Deep verification planning is a different course, here you build UART literacy first

Two tracks, one idea


- Every lab module offers two ways to practice
- Track A is real RTL and testbench work
- Track B uses interactive labs on the learning platform for frame timing, baud math
- You may do either track, or both
- A good rhythm is browser first for the idea, then a short RTL sketch to harden it

Set up Track A

- Open an editor for Verilog or SystemVerilog files
- Optional: install Icarus or Verilator, or use the public HDL simulator for quick runs
- Stretch examples live in the older combined UART-SPI-I²C materials
- From this course folder, open module READMEs and EXAMPLES prompts as you go

Set up Track B

- From the monorepo
- Waveform viewer
- If you prefer, use the published tools site instead
- Confirm you can reach the index, the next module sends you into the UART frame lab



How to move through modules

- For each module
- When you finish this intro checklist, continue to UART frame, where idle, start, data