

Risk-based plan

Bandwidth is finite

Risk times impact

- Risk is likelihood; impact is severity if it escapes silicon or a customer
- High-high and medium-high often land as P0
- Low-medium may be P2
- Low-low can defer
- Aligned means your labels match the matrix suggestion

Browser lab

Digital Design and Verification Platform

Home / Tools / Risk-based plan matrix

Home

Tools

INTERACTIVE TOOL

Risk-based plan matrix

Document-aid literacy: map **risk** × **impact** to test **priority** (P0 / P1 / P2 / defer). Starter: four items correctly prioritized — plan ALIGNED.

Starter example: uart_parity H×H→P0, fifo_overflow M×H→P0, baud_edge L×M→P2, spi_idle L×L→defer — plan ALIGNED.

Load starter example

Challenges 0 / 22 cleared

Quiz: risk: In this matrix, risk means...

☐ likelihood that the failure mode shows up in verification / field

☐ only synthesis area

☐ a Makefile PHONY target

☐ always the same as impact

Show hint

Check

Next

Idle

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

Core ideas

risk

Likelihood the failure mode shows up.

impact

Severity if it escapes to silicon / field.

priority

P0 / P1 / P2 / defer from the matrix.

ALIGNED

Every row matches risk×impact suggestion.

Lab

SCENARIO

Lab starter

Planning docs practice

- List four bug concerns for a block you know
- Score each likelihood and impact low, medium, or high, then assign P0, P1, P2, or defer
- If more than half are P0, demote two with a written reason

Pitfalls to watch

- Do not mark everything P0
- Do not defer high-likelihood, high-impact items because they are hard
- Do not confuse taxonomy tiers with risk scores, they cooperate but are not the same
- And do not skip owners on deferred items

Your turn

- Complete the checklist for at least one track, preferably both
- Produce a small aligned priority list, then take the quiz and continue to seeds, config