

Module 8

Verification Methodology and Best Practices

Learning objectives

- Master verification methodology and industry best practices

Prerequisites

- See module README

Learning path

Learning Path

Diagram: Learning Path

(render with mmdc when available)

flowchart LR

T1["Verification Planning"]

T2["Testbench Architecture Best "]

T1 --> T2

T3["Coding Standards for Testben"]

T2 --> T3

Master verification methodology and industry best practices

Overview

- This module focuses on verification methodology, best practices, and preparing for real-world verif...

Design architecture

1. End-to-end verification program architecture

- DUT portfolio: Gates, counters, multiplexers — representative of prior modules
- TB styles: Modular Verilog TBs and C++ Verilator TBs under ``tests/``
- Knowledge base: Guides in ``examples/`` (planning, metrics, sign-off, industry practices)
- Automation:
`./scripts/module8.sh``
orchestrates methodology demos, not just RTL compiles

Rtl Architecture

```
Diagram: Rtl Architecture
(render with mmdc when available)
flowchart TB
    PLAN[verification plan] --> ENV[layered test environment]
    ENV --> GEN[clock / reset / stimulus modules]
    GEN --> DUT[dut portfolio]
    ENV --> MET[metrics tracker]
    MET --> SIGN[sign-off criteria]
```

2. Layered testbench architecture (production pattern)

- Test layer: Selects scenario, configures plusargs, sets pass criteria
- Environment layer: Agents, scoreboard, coverage collectors — reusable per project
- DUT layer: RTL with assertions and optional bind modules
- Tool layer: Simulator choice (iverilog vs Verilator) per block complexity and SV needs

Verification Architecture

Diagram: Verification Architecture
(render with mmdc when available)
flowchart LR
CFG[parameters + plusargs] --> AGENTS[reusable generators]
AGENTS --> DUT[mux / counter]
DUT --> MON[monitor module]
MON --> MET[pass fail coverage metrics]
MET --> RPT[regression summary]

3. Verification infrastructure

- Regression shell: Scripts batch examples; logs archived for trend analysis
- Documentation: Test plans, coding standards, tool comparison guides in-repo
- Metrics store: Example formats for coverage/assertion summaries before sign-off

Testing Methods

```
Diagram: Testing Methods
(render with mmdc when available)
flowchart TD
  ARCH[testbench_architecture] --> MET[verification_metrics]
  MET --> TOOL[tool_selection guide]
  TOOL --> STD[coding_standards]
  STD --> REG[module8.sh --check]
  REG --> SIGN[production readiness]
```

RTL block diagram (reference)

Rtl Architecture

Diagram: Rtl Architecture

(render with mmdc when available)

flowchart TB

PLAN[verification plan] --> ENV[layered test environment]

ENV --> GEN[clock / reset / stimulus modules]

GEN --> DUT[dut portfolio]

ENV --> MET[metrics tracker]

MET --> SIGN[sign-off criteria]

Module 8: DUT hierarchy and signal flow.

Verification / testbench diagram (reference)

Verification Architecture

Diagram: Verification Architecture

(render with mmdc when available)

flowchart LR

CFG[parameters + plusargs] --> AGENTS[reusable generators]

AGENTS --> DUT[mux / counter]

DUT --> MON[monitor module]

MON --> MET[pass fail coverage metrics]

MET --> RPT[regression summary]

Module 8: stimulus, observation, and checking.

Modular TB Makefile

```
modular_testbench_verilog: modular_testbench_verilog.v
    @echo "=== Compiling Verilog modular testbench example ==="
    $(IVERILOG) -o modular_testbench modular_testbench_verilog.v
$(DUT_DIR)/multiplexers/mux_4to1.v
    @echo "=== Running simulation ==="
    $(VVP) modular_testbench
```

Reusable clock/reset generators

```
//  
=====
```

```
=====
```

```
// Clock Generator Module (Reusable)
```

```
//
```

```
=====
```

```
=====
```

```
module clock_generator #(
```

```
    parameter PERIOD = 20  // Clock period in ns
```

```
)(
```

```
    output reg clk
```

```
);
```

```
    initial clk = 0;
```

```
    always #(PERIOD/2) clk = ~clk;
```

```
endmodule
```

```
//
```

Top TB — wire agents to DUT

```
module modular_testbench_verilog;

    // Parameters (Configurability)
    parameter CLOCK_PERIOD = 20;
    parameter RESET_DURATION = 100;
    parameter NUM_TESTS = 16;

    // Signals
    wire clk;
    wire rst_n;
    wire [1:0] sel;
    wire [3:0] inputs;
    wire out;
    wire valid;
    wire done;
    wire error;
```

```
# ...
```

Execution & simulation flow

How the example runs (toolchain)

- Makefile: Verilator compiles RTL + SystemVerilog testbench into a C++ model
- `sim_main.cpp`: generates `clk/rst_n`, calls `eval()` until `$finish`
- Directed test (initial block or C++): drive stimulus, wait for DUT flags
- Self-check: compare outputs; print PASS/FAIL (see terminal demo slide)
- Repo path: `module8/examples/<example>/` — run `make run` from that directory

Directed test execution sequence (1)

- scoreboard aggregates checker results
- metrics tracker reports pass rate and coverage bins
- Plan tests
- run modular environment
- track metrics

Directed test execution sequence (2)

- apply tool selection guide
- `./scripts/module8.sh --check` for sign-off readiness
- `cd module8/examples/testbench_architecture && make modular_testbench_verilog`

Metrics tracker build

```
# Makefile for verification metrics examples

IVERILOG = iverilog
VVP = vvp
VERILATOR = verilator
DUT_DIR = ../../dut

all: metrics_tracker_verilog metrics_tracker_cpp

metrics_tracker_verilog: metrics_tracker_verilog.v
    @echo "=== Compiling Verilog metrics tracker example ==="
    $(IVERILOG) -o metrics_tracker metrics_tracker_verilog.v
$(DUT_DIR)/simple_gates/and_gate.v
    @echo "=== Running simulation ==="
    $(VVP) metrics_tracker

metrics_tracker_cpp: metrics_tracker_cpp.cpp
```

Checker module — expected vs actual

```
module checker (  
    input clk,  
    input rst_n,  
    input [1:0] sel,  
    input [3:0] inputs,  
    input out,  
    input valid,  
    output reg error  
);  
    reg [3:0] expected;  
  
    always @(*) begin  
        if (rst_n && valid) begin  
            case (sel)  
                2'b00: expected = inputs[0];  
                2'b01: expected = inputs[1];  
            endcase  
        end  
    end
```

...

Verification & testing methods

1. Verification planning and strategy

- Test plan: Features → test cases
→ priority → owner → status
- Strategy selection: Directed vs random vs assertion-heavy per risk area
- Entry/exit criteria: Definition of done per milestone (smoke, feature, full regression)

Testing Methods

Diagram: Testing Methods

(render with mmdc when available)

flowchart TD

ARCH[testbench_architecture] --> MET[verification_metrics]

MET --> TOOL[tool_selection guide]

TOOL --> STD[coding_standards]

STD --> REG[module8.sh --check]

REG --> SIGN[production readiness]

2. Metrics, regression, and debug methodology

- Metrics: Functional coverage, assertion pass rate, test count, bug find rate
- Regression: Nightly
`./scripts/module8.sh` style runs; compare logs to golden
- Debug process: Reproduce → minimize → fix → add regression test (examples in `debugging_methodology...

Testing Methods

```
Diagram: Testing Methods
(render with mmdc when available)
flowchart TD
  ARCH[testbench_architecture] --> MET[verification_metrics]
  MET --> TOOL[tool_selection guide]
  TOOL --> STD[coding_standards]
  STD --> REG[module8.sh --check]
  REG --> SIGN[production readiness]
```

3. Sign-off and industry practice

- Sign-off checklist: Coverage goals met, zero outstanding sev-1 assertions, plan executed
- Tool selection: Decision matrix (iverilog vs Verilator) from ``tool_selection/`` guide
- Maintainability: Coding standards and modular TB rules for team-scale projects

Testing Methods

```
Diagram: Testing Methods
(render with mmdc when available)
flowchart TD
  ARCH[testbench_architecture] --> MET[verification_metrics]
  MET --> TOOL[tool_selection guide]
  TOOL --> STD[coding_standards]
  STD --> REG[module8.sh --check]
  REG --> SIGN[production readiness]
```


Metrics — test counters

```
// Metrics tracking
integer total_tests = 0;
integer passed_tests = 0;
integer failed_tests = 0;
integer coverage_bins[0:3];
integer bugs_found = 0;
real start_time;
real end_time;

// Instantiate DUT
and_gate dut (.a(a), .b(b), .y(y));

// Function to calculate coverage
// Note: Verilog requires functions to have at least one input port
function real calculate_coverage;
    input dummy; // Dummy input to satisfy Verilog requirement
```

```
# ...
```

Tool selection criteria

Tool Selection and Integration Guide

This guide helps you choose between iverilog and Verilator for your verification projects.

When to Use iverilog

Advantages

- ****Full Verilog/SystemVerilog Support****: Supports most Verilog and SystemVerilog features
- ****Standard Compliance****: Better compliance with IEEE standards
- ****Interactive Debugging****: Better support for interactive debugging
- ****Waveform Generation****: Built-in VCD generation
- ****SystemVerilog Features****: Supports classes, interfaces, packages, etc.

Best For

Sign-off metrics report

```
$display(" Coverage:          %.1f%%", coverage);
    bin_count = 0;
    for (i = 0; i < 4; i = i + 1) begin
        if (coverage_bins[i]) bin_count = bin_count + 1;
    end
    $display(" Coverage bins:    %0d/4", bin_count);
    $display("");
    $display("Bug Metrics:");
    $display(" Bugs found:        %0d", bugs_found);
    $display("");
    $display("Quality Metrics:");
    $display(" Test time:           %.1f ns", test_time);
    $display(" Tests/sec:          %.1f", total_tests /
(test_time
/ 1000.0));
    $display("=====");
end
endtask
```

Syllabus topics

1. Verification Planning (1/5)

- Test Plan Development
- Test plan structure
- Test plan content
- Test plan review
- Test plan maintenance
- Verification Strategy

1. Verification Planning (2/5)

- Strategy definition
- Strategy selection
- Strategy implementation
- Strategy evaluation
- Test Case Identification
- Test case types

1. Verification Planning (3/5)

- Test case identification
- Test case prioritization
- Test case documentation
- Coverage Planning
- Coverage goals
- Coverage strategy

1. Verification Planning (4/5)

- Coverage tracking
- Coverage closure
- Resource Estimation
- Resource planning
- Resource allocation
- Resource tracking

1. Verification Planning (5/5)

- Resource optimization

2. Testbench Architecture Best Practices (1/5)

- Modular Design Principles
- Module separation
- Interface definition
- Module communication
- Module testing
- Reusability Strategies

2. Testbench Architecture Best Practices (2/5)

- Reusable components
- Component libraries
- Component configuration
- Component documentation
- Configurability
- Parameterization

2. Testbench Architecture Best Practices (3/5)

- Configuration management
- Configuration testing
- Configuration documentation
- Maintainability
- Code organization
- Code documentation

2. Testbench Architecture Best Practices (4/5)

- Code review
- Code refactoring
- Scalability
- Scalable architecture
- Performance optimization
- Resource management

2. Testbench Architecture Best Practices (5/5)

- Growth planning
- ``modular_testbench_verilog.v``: Well-structured modular testbench in Verilog
- ``modular_testbench_cpp.cpp``: Well-structured modular testbench in C++

3. Coding Standards for Testbenches (1/5)

- Naming Conventions
 - Module naming
 - Signal naming
 - Parameter naming
 - Function/task naming
- Code Organization

3. Coding Standards for Testbenches (2/5)

- File structure
- Module organization
- Function organization
- Code layout
- Commenting Standards
- Header comments

3. Coding Standards for Testbenches (3/5)

- Inline comments
- Section comments
- Documentation comments
- Documentation Practices
- README files
- Code documentation

3. Coding Standards for Testbenches (4/5)

- Test documentation
- User guides
- Style Guides
- Verilog style
- C++ style
- Consistency

3. Coding Standards for Testbenches (5/5)

- Tools
- ``coding_standards_guide.md``: Comprehensive coding standards guide

4. Verification Metrics (1/5)

- Coverage Metrics
 - Code coverage
 - Functional coverage
 - Toggle coverage
 - Coverage analysis
- Bug Metrics

4. Verification Metrics (2/5)

- Bug tracking
- Bug analysis
- Bug closure
- Bug reporting
- Test Metrics
- Test count

4. Verification Metrics (3/5)

- Test pass rate
- Test execution time
- Test efficiency
- Progress Tracking
- Progress measurement
- Progress reporting

4. Verification Metrics (4/5)

- Progress analysis
- Progress optimization
- Quality Metrics
- Quality measurement
- Quality analysis
- Quality improvement

4. Verification Metrics (5/5)

- Quality reporting
- ``metrics_tracker_verilog.v``: Metrics tracking in Verilog
- ``metrics_tracker_cpp.cpp``: Metrics tracking in C++

5. Debugging Methodology (1/5)

- Systematic Debugging Approach
- Debugging process
- Debugging steps
- Debugging techniques
- Debugging best practices
- Debugging Tools and Techniques

5. Debugging Methodology (2/5)

- Waveform viewers
- Logging tools
- Debugging utilities
- Debugging scripts
- Logging Strategies
- Log levels

5. Debugging Methodology (3/5)

- Log format
- Log management
- Log analysis
- Error Reporting
- Error messages
- Error logging

5. Debugging Methodology (4/5)

- Error tracking
- Error analysis
- Root Cause Analysis
- Problem identification
- Cause analysis
- Solution development

5. Debugging Methodology (5/5)

- Solution verification

6. Regression Testing (1/5)

- Regression Test Suite Organization
- Test suite structure
- Test organization
- Test categorization
- Test maintenance
- Test Selection Strategies

6. Regression Testing (2/5)

- Test selection methods
- Test prioritization
- Test optimization
- Test efficiency
- Automation
- Test automation

6. Regression Testing (3/5)

- Build automation
- Report automation
- Automation tools
- Continuous Integration
- CI setup
- CI workflows

6. Regression Testing (4/5)

- CI best practices
- CI maintenance
- Regression Analysis
- Regression detection
- Regression analysis
- Regression reporting

6. Regression Testing (5/5)

- Regression closure

7. Verification Sign-Off (1/5)

- Sign-Off Criteria
- Criteria definition
- Criteria measurement
- Criteria achievement
- Criteria documentation
- Coverage Closure

7. Verification Sign-Off (2/5)

- Coverage goals
- Coverage achievement
- Coverage verification
- Coverage documentation
- Bug Closure
- Bug resolution

7. Verification Sign-Off (3/5)

- Bug verification
- Bug documentation
- Bug closure process
- Documentation Requirements
- Documentation types
- Documentation content

7. Verification Sign-Off (4/5)

- Documentation review
- Documentation maintenance
- Review Process
- Review preparation
- Review execution
- Review follow-up

7. Verification Sign-Off (5/5)

- Review closure

8. Tool Selection and Integration (1/6)

- When to Use iverilog
- Use cases
- Advantages
- Limitations
- Best practices
- When to Use Verilator

8. Tool Selection and Integration (2/6)

- Use cases
- Advantages
- Limitations
- Best practices
- Tool Comparison and Trade-offs
- Feature comparison

8. Tool Selection and Integration (3/6)

- Performance comparison
- Cost comparison
- Selection criteria
- Performance Considerations
- Simulation speed
- Memory usage

8. Tool Selection and Integration (4/6)

- Compilation time
- Optimization
- Feature Comparison
- Verilog support
- SystemVerilog support
- Testbench support

8. Tool Selection and Integration (5/6)

- Coverage support
- Hybrid Approaches
- Tool combination
- Workflow integration
- Best practices
- Examples

8. Tool Selection and Integration (6/6)

- ``tool_comparison_guide.md``: Tool selection and comparison guide

9. Project Management (1/5)

- Verification Project Planning
- Project planning
- Project structure
- Project execution
- Project closure
- Resource Management

9. Project Management (2/5)

- Resource planning
- Resource allocation
- Resource tracking
- Resource optimization
- Schedule Management
- Schedule planning

9. Project Management (3/5)

- Schedule tracking
- Schedule optimization
- Schedule reporting
- Risk Management
- Risk identification
- Risk analysis

9. Project Management (4/5)

- Risk mitigation
- Risk monitoring
- Communication and Reporting
- Communication plan
- Reporting structure
- Reporting frequency

9. Project Management (5/5)

- Reporting tools

10. Industry Practices (1/7)

- Open-Source Verification Tools
- Tool ecosystem
- Tool selection
- Tool integration
- Tool maintenance
- Industry Standards

10. Industry Practices (2/7)

- IEEE standards
- Industry practices
- Compliance
- Certification
- Tool Ecosystems
- Tool integration

10. Industry Practices (3/7)

- Tool workflows
- Tool best practices
- Tool evolution
- Career Development
- Skill development
- Career paths

10. Industry Practices (4/7)

- Professional growth
- Continuing education
- Continuing Education
- Learning resources
- Training programs
- Certifications

10. Industry Practices (5/7)

- Professional development
- Transition to Commercial Tools
- Tool evaluation
- Tool migration
- Tool training
- Tool adoption

10. Industry Practices (6/7)

- Location: See testbench architecture examples
- Demonstrates: Complete verification environment following best practices
- Location: ``module8/examples/testbench_architecture/``
- Demonstrates: Modular, reusable, configurable testbench architecture
- Location: See coding standards and guides
- Demonstrates: Comprehensive documentation practices

10. Industry Practices (7/7)

- Location: See verification metrics examples
- Demonstrates: Metrics tracking and sign-off criteria
- Location: Various example directories
- Demonstrates: Best practices and methodologies

Hands-on examples

Module 8 self-check

```
$ ./scripts/module8.sh --help
```

Terminal: module8_check

Usage: ./scripts/module8.sh [OPTIONS]

Module 8: Verification Methodology and Best Practices

This script runs examples and tests for Module 8.

Focuses on methodology, best practices, and real-world verification.

OPTIONS:

Examples:

--testbench-architecture	Run modular testbench architecture examples
--coding-standards	Show coding standards guide
--verification-metrics	Run verification metrics examples
--tool-selection	Show tool selection guide
--all-examples	Run all examples (default)
--skip-examples	Skip all examples

Tests:

--verilog-tests	Run Verilog testbenches
--cpp-tests	Run C++ testbenches
--all-tests	Run all tests (default)
--skip-tests	Skip all tests

Environment:

--jobs N	Number of parallel build jobs (default: 8)
--no-clean	Skip cleaning before build (faster rebuilds)

Other:

--help, -h	Show this help message
------------	------------------------

EXAMPLES:

```
# Run all examples and tests
./scripts/module8.sh
```

```
# Run only testbench architecture examples
./scripts/module8.sh --testbench-architecture
```

```
# Run only verification metrics examples
```

Demo: Testbench architecture

```
$ cd module8/examples/testbench_architecture && make all
```

```
Terminal: ex01_testbench_architecture

=== Compiling Verilog modular testbench example ===
iverilog -o modular_testbench modular_testbench_verilog.v ../../dut/multiplexers/mux_4to1.v
=== Running simulation ===
vvp modular_testbench
VCD info: dumpfile modular_testbench.vcd opened for output.
=====
Modular Testbench Architecture Example
=====
[MONITOR] t=130000: sel=00, inputs=0000, out=0
[MONITOR] t=150000: sel=01, inputs=0001, out=0
[MONITOR] t=170000: sel=10, inputs=0010, out=0
[MONITOR] t=190000: sel=11, inputs=0011, out=0
[MONITOR] t=210000: sel=00, inputs=0100, out=0
[MONITOR] t=230000: sel=01, inputs=0101, out=0
[MONITOR] t=250000: sel=10, inputs=0110, out=1
[MONITOR] t=270000: sel=11, inputs=0111, out=0
[MONITOR] t=290000: sel=00, inputs=1000, out=0
[MONITOR] t=310000: sel=01, inputs=1001, out=0
[MONITOR] t=330000: sel=10, inputs=1010, out=0
[MONITOR] t=350000: sel=11, inputs=1011, out=1
[MONITOR] t=370000: sel=00, inputs=1100, out=0
[MONITOR] t=390000: sel=01, inputs=1101, out=0
[MONITOR] t=410000: sel=10, inputs=1110, out=1
[MONITOR] t=430000: sel=11, inputs=1111, out=1

=====
Scoreboard Summary
=====
Total tests: 16
Passed:      16
Failed:      0
Pass rate:   100.0%
=====
modular_testbench_verilog.v:299: $finish called at 530000 (1ps)
=== Compiling C++ modular testbench example ===
verilator --cc --exe --build -I../../dut/multiplexers \
```

Demo: Verification metrics

```
$ cd module8/examples/verification_metrics && make all
```

Terminal: ex02_verification_metrics

```
=== Compiling Verilog metrics tracker example ===
iverilog -o metrics_tracker metrics_tracker_verilog.v ../dut/simple_gates/and_gate.v
=== Running simulation ===
vvp metrics_tracker
=====
Verification Metrics Tracker
=====

=====
Verification Metrics Report
=====

Test Metrics:
  Total tests:   4
  Passed:       4
  Failed:       0
  Pass rate:    100.0%

Coverage Metrics:
  Coverage:     100.0%
  Coverage bins: 4/4

Bug Metrics:
  Bugs found:   0

Quality Metrics:
  Test time:    20.0 ns
  Tests/sec:    200.0
=====
metrics_tracker_verilog.v:141: $finish called at 30000 (1ps)
=== Compiling C++ metrics tracker example ===
verilator --cc --exe --build -I../dut/simple_gates \
[]../dut/simple_gates/and_gate.v metrics_tracker_cpp.cpp
make: verilator: No such file or directory
make: *** [Makefile:18: metrics_tracker_cpp] Error 127
```

Demo: Tool selection

```
$ head -25 module8/examples/tool_selection/tool_comparison_guide.md
```

Terminal: ex03_tool_selection

Tool Selection and Integration Guide

This guide helps you choose between iverilog and Verilator for your verification projects.

When to Use iverilog

Advantages

- **Full Verilog/SystemVerilog Support**: Supports most Verilog and SystemVerilog features
- **Standard Compliance**: Better compliance with IEEE standards
- **Interactive Debugging**: Better support for interactive debugging
- **Waveform Generation**: Built-in VCD generation
- **SystemVerilog Features**: Supports classes, interfaces, packages, etc.

Best For

- SystemVerilog testbenches
- Complex verification environments
- Learning and education
- Projects requiring full SystemVerilog features
- Interactive debugging sessions

Limitations

- Slower simulation speed
- Larger memory footprint
- Limited optimization

Demo: Coding standards

```
$ head -25 module8/examples/coding_standards/coding_standards_guide.md
```

Terminal: ex04_coding_standards

Coding Standards for Testbenches

This document outlines coding standards and best practices for writing testbenches in Verilog an

Table of Contents

1. [Naming Conventions](#naming-conventions)
2. [Code Organization](#code-organization)
3. [Commenting Standards](#commenting-standards)
4. [Documentation Practices](#documentation-practices)
5. [Style Guides](#style-guides)

Naming Conventions

Verilog Naming Conventions

Modules

- Use lowercase with underscores: `clock\_generator`, `reset\_generator`
- Be descriptive: `stimulus\_generator` not `stim\_gen`
- Prefix testbenches with `tb\_` or `test\_`: `tb\_mux\_4to1`, `test\_counter`

Signals

- Use lowercase with underscores: `clk`, `rst\_n`, `data\_valid`
- Use `\_n` suffix for active-low signals: `rst\_n`, `enable\_n`
- Use descriptive names: `address\_bus` not `addr`

Practice & assessment

What you should know (1/9)

- Plan verification projects
- Apply best practices
- Measure verification progress
- Debug systematically
- Manage regression testing
- Achieve verification sign-off

What you should know (2/9)

- Apply industry methodologies
- Develop test plan
- Identify test cases
- Plan coverage
- Estimate resources
- Apply modular design

What you should know (3/9)

- Follow coding standards
- Implement reusable components
- Document thoroughly
- Organize test suite
- Automate execution
- Track results

What you should know (4/9)

- Analyze regressions
- Document test plan
- Document testbenches
- Document results
- Create sign-off package
- Achieve coverage closure

What you should know (5/9)

- Close all bugs
- Complete documentation
- Review and sign-off
- Can plan verification projects
- Can apply best practices
- Can measure verification progress

What you should know (6/9)

- Can debug systematically
- Can manage regression testing
- Can achieve verification sign-off
- Can apply industry methodologies
- UVM Methodology: Advanced verification with UVM (see [learn_uvm2017_sv_verilator](#) repository)
- Formal Verification: Property-based verification

What you should know (7/9)

- Advanced Topics: Power verification, performance verification
- Industry Projects: Apply skills to real-world projects
- Commercial Tools: Transition to VCS, QuestaSim, Xcelium
- Icarus Verilog Documentation:
<http://iverilog.wikia.com/>
- Verilator Documentation: <https://verilator.org/>
- GTKWave Documentation:
<http://gtkwave.sourceforge.net/>

What you should know (8/9)

- IEEE 1364-2005 Standard: Verilog Hardware Description Language
- IEEE 1800-2017 Standard: SystemVerilog Language Reference Manual
- Write effective testbenches in Verilog and C++
- Use both iverilog and Verilator
- Apply verification best practices
- Plan and execute verification projects

What you should know (9/9)

- Achieve verification sign-off

Assessment checklist

- Can plan verification projects
- Can apply best practices
- Can measure verification progress
- Can debug systematically
- Can manage regression testing
- Can achieve verification sign-off

Summary & next steps

- Master verification methodology and industry best practices
- Complete module8/CHECKLIST.md
- Review module8/EXAMPLES.md and run each lab
- Next: Next module in course