

Module 1

IEEE 1364-1995 (Verilog-95)

Learning objectives

- Master the first standardized Verilog language (IEEE 1364-1995) and its core syntax for RTL design...

Prerequisites

- See module README

Learning path

Learning Path

Diagram: Learning Path

(render with mmdc when available)

flowchart LR

T1["IEEE 1364-1995 Context"]

T2["Modules, Ports, and Hierarch"]

T1 --> T2

T3["Nets and Variables: wire and"]

T2 --> T3

Master the first standardized Verilog language (IEEE 1364-1995) and its core syntax for RTL design and simulation.

Overview

- This module establishes the foundation for the Verilog/SystemVerilog version-centric course. You'll...

Syllabus topics

1. IEEE 1364-1995 Context (1/3)

- Modules and hierarchy: Module declaration, port list, instantiation
- Nets: ``wire`` (and ``wand``, ``wor``, ``tri``; rarely used in RTL)
- Variables: ``reg`` for procedural assignment outputs
- Continuous assignment: ``assign`` for combinational logic
- Procedural blocks: ``always``, ``initial`` with explicit sensitivity lists
- Delays and timing: ``#``, ``@``, ``wait``

1. IEEE 1364-1995 Context (2/3)

- Tasks and functions: Non-ANSI style (declarations separate from port list)
- System tasks: ``$display``, ``$monitor``, ``$finish``, ``$stop``, ``$time``
- No ANSI-style port declarations (added in 1364-2001)
- No `**`always @*`**` (added in 1364-2001)
- No generate (added in 1364-2001)
- No signed keyword, no multi-dimensional arrays (1364-2001)

1. IEEE 1364-1995 Context (3/3)

- No SystemVerilog: no ``logic``, ``always_comb``, ``always_ff``, interfaces, packages

2. Modules, Ports, and Hierarchy (1364-1995)

- Port list: Only port names: `(a, b, y)`.
- Port direction: Declared inside the module: `input`, `output`.
- Port type: Declared inside the module: `wire` or `reg` (default for `input` is `wire`; for `output`...
- Named port connection: `.port\_name(signal\_name)` — recommended for readability.
- Positional: Order must match port list.

3. Nets and Variables: wire and reg (1/2)

- Represents a physical connection between components.
- Driven by continuous assignment (``assign``) or by module output.
- Cannot be assigned inside ``always`` or ``initial`` (use ``reg`` for that).
- Holds a value; can be assigned in ``always`` or ``initial``.
- Does not imply a flip-flop; flip-flops come from ``always @(posedge clk)`` (or similar).
- Used for outputs that are driven procedurally.

3. Nets and Variables: wire and reg (2/2)

- Both ``wire`` and ``reg`` are 4-state: ``0``, ``1``, ``X`` (unknown), ``Z`` (high-impedance).

4. Continuous Assignment (assign)

- Right-hand side: Any expression of ``wire``/``reg`` and operators.
- Left-hand side: Must be a ``wire`` (or similar net).

5. Procedural Blocks: always and initial (1364-1995)

- Repeated execution; sensitivity list defines when it runs.
- 1364-1995: Sensitivity list is mandatory and explicit — no `@\*`.
- Use blocking `=` for combinational, nonblocking `<=` for sequential (flip-flops).
- Example (D flip-flop):
`module1/examples/sequential\_dff/dff.v`
- Runs once at time zero. Used for testbenches: stimulus, `\$display`, `\$finish`.

6. Delays and Timing

- ``#n``: Delay by ``n`` time units (e.g. ``#10``).
- ``@(event)``: Wait for event (e.g. ``@(posedge clk)``).
- ``wait(condition)``: Wait until condition is true.

7. Tasks and Functions (1995 Style)

- Function: Returns a single value; no delays (zero-time).
- Task: Can have delays and multiple outputs (output/inout args).

8. Simple Testbench (1364-1995)

- ``$display``: Print once.
- ``$monitor``: Print whenever a listed signal changes (optional).
- ``$finish``: End simulation.

Hands-on examples

Module 1 toolchain check

```
$ command -v iverilog >/dev/null && echo "Toolchain ready: $(iverilog  
-V 2>&1 | head -1)"
```

Terminal: module1_check

Toolchain ready: Icarus Verilog version 12.0 (stable) ()

Demo: Modules and Ports

```
$ cd module1/examples/modules_ports && make clean && make run
```

```
Terminal: ex01_modules_ports  
rm -f top  
iverilog -o top and_gate.v  
vvp top  
a=0 b=0 y=0  
a=0 b=1 y=0  
a=1 b=0 y=0  
a=1 b=1 y=1  
and_gate.v:30: $finish called at 40 (1s)
```

Demo: Nets and Variables

```
$ cd module1/examples/nets_variables && make clean && make run
```

```
Terminal: ex02_nets_variables  
rm -f data_types  
iverilog -o data_types data_types.v  
vvp data_types  
w=1 bus=11111111 r=1 counter= 42  
data_types.v:22: $finish called at 30 (1s)
```

Demo: Continuous Assignment

```
$ cd module1/examples/continuous_assign && make clean && make run
```

Terminal: ex03_continuous_assign

```
rm -f top
iverilog -o top mux2.v
vvp top
sel a b | y
0 0 0 | 0
0 0 1 | 0
0 1 0 | 1
0 1 1 | 1
1 0 0 | 0
1 0 1 | 1
1 1 0 | 0
1 1 1 | 1
mux2.v:34: $finish called at 80 (1s)
```

Demo: Continuous Assignment Gates

```
$ cd module1/examples/continuous_assign_gates && make clean && make  
run
```

Terminal: ex04_continuous_assign_gates

```
rm -f top  
iverilog -o top gates.v  
vvp top  
a b | xor nand nor  
0 0 | 0 1 1  
0 1 | 1 1 0  
1 0 | 1 1 0  
1 1 | 0 0 0  
gates.v:46: $finish called at 40 (1s)
```

Demo: Adder

```
$ cd module1/examples/adder && make clean && make run
```

Terminal: ex05_adder

```
rm -f top
iverilog -o top adder.v
vvp top
Half adder: a b | sum cout
  0 0 | 0 0
  0 1 | 1 0
  1 0 | 1 0
  1 1 | 0 1
Full adder: a b cin | sum cout
  0 0 0 | 0 0
  1 0 0 | 1 0
  0 1 0 | 1 0
  1 1 0 | 0 1
  1 0 1 | 0 1
  1 1 1 | 1 1
adder.v:49: $finish called at 100 (1s)
```


Demo: Procedural Blocks

```
$ cd module1/examples/procedural && make clean && make run
```

Terminal: ex06_procedural

```
rm -f always_initial task_function_1995
iverilog -o always_initial always_initial.v
vvp always_initial
y_comb=1 q=1
always_initial.v:35: $finish called at 40 (1s)
iverilog -o task_function_1995 task_function_1995.v
vvp task_function_1995
add8(10,20) = 30
rst_n after task = 1
task_function_1995.v:41: $finish called at 120 (1s)
```

Demo: Sequential D Flip-Flop

```
$ cd module1/examples/sequential_dff && make clean && make run
```

Terminal: ex07_sequential_dff

```
rm -f top
iverilog -o top dff.v
vvp top
D flip-flop (1364-1995): always @(posedge clk or negedge rst_n); q <= d
  t=22 d=1 q=1
  t=32 d=0 q=0
  t=42 d=1 q=1
dff.v:46: $finish called at 62 (1s)
```

Demo: Delays and Timing

```
$ cd module1/examples/delays_timing && make clean && make run
```

Terminal: ex08_delays_timing

```
rm -f top
iverilog -o top timing.v
vvp top
Delays and timing (1364-1995): #, @(posedge clk), wait(condition)
t  clk rst_n start count ready
t=55 clk=1 rst_n=1 count= 1
t=65 clk=1 rst_n=1 count= 2
t=75 clk=1 rst_n=1 count= 3
t=85 clk=1 rst_n=1 count= 4
timing.v:47: $finish called at 135 (1s)
```

Demo: Testbenches

```
$ cd module1/examples/testbenches && make clean && make run
```

Terminal: ex09_testbenches

```
rm -f test_and_gate
iverilog -o test_and_gate -I ../dut/simple_gates ../dut/simple_gates/and_gate.v test_and_g
vvp test_and_gate
a b y
0 0 0
0 1 0
1 0 0
1 1 1
test_and_gate.v:19: $finish called at 40 (1s)
```

Practice & assessment

Exercises

- Module and Ports (1995)
- wire vs reg
- Simple Testbench
- Limitations
- Incomplete Sensitivity List

Exercises

- Port Type Mismatch
- Simulation Never Ends
- Using 2001/SystemVerilog Constructs in 1995
- Confusing reg with Registers

Summary & next steps

- Master the first standardized Verilog language (IEEE 1364-1995) and its core syntax for RTL design...
- Complete module1/CHECKLIST.md
- Run `./scripts/module1.sh --check`
- Next: Next module in course