

Module 3

IEEE 1364-2005 (Verilog-2005)

Learning objectives

- Master the final Verilog-only standard (IEEE 1364-2005), its clarifications over 2001, and the synt...

Prerequisites

- See module README

Learning path

Learning Path

Diagram: Learning Path

(render with mmdc when available)

flowchart LR

T1["IEEE 1364-2005 Context"]

T2["defparam Deprecation (2005)"]

T1 --> T2

T3["Synthesizable Subset (1364-2)"]

T2 --> T3

Master the final Verilog-only standard (IEEE 1364-2005), its clarifications over 2001, and the synthesizable subset as a stable baseline be...

Overview

- This module covers IEEE Std 1364-2005 (Verilog-2005), the last standard that defines Verilog alone...

Syllabus topics

1. IEEE 1364-2005 Context (1/2)

- Final Verilog-only standard: No SystemVerilog (no ``logic``, interfaces, packages, classes).
- Clarifications: Refined wording and examples for 2001 features (e.g. generate, signed, scheduling).
- Minor additions: Additional system tasks and small syntax clarifications.
- Stable baseline: Many synthesis and style guides treat 1364-2005 as the Verilog baseline.
- Clarifications: Scheduling, blocking vs nonblocking semantics, and generate behavior.
- System tasks: Additional or clarified tasks (e.g. ``$realtime``, file I/O behavior).

1. IEEE 1364-2005 Context (2/2)

- Deprecations: e.g. `defparam` is deprecated (use instantiation parameter override instead).
- Attributes: Clarified syntax and usage for tool-specific attributes.
- No major new language features: The big step to new features is 1800 (Module 4).
- No SystemVerilog: no ``logic``, ``always_comb``/``always_ff``, interfaces, packages, classes, assertions...
- No interfaces or type parameters (those are 1800).

2. defparam Deprecation (2005)

- Problem: Overrides a parameter deep in hierarchy from outside; hard to trace and tool-dependent.
- Preferred: Override at instantiation: ``sub
#(.WIDTH(16)) u_sub (...);``
- Recommendation: Do not use defparam in new RTL; use named parameter override in the instantiation.

3. Synthesizable Subset (1364-2005) (1/4)

- Modules: ANSI ports, parameter, localparam.
- Nets and variables: wire, reg (with correct usage).
- assign: Combinational logic; single driver per net.
- always: Combinational with ``always @*``; sequential with ``always @(posedge clk)`` (or `negedge`) and no...
- generate: generate for, generate if/else for structure.
- Operators: Arithmetic, logical, bitwise, relational, shift, concatenation, conditional (``? :``).

3. Synthesizable Subset (1364-2005) (2/4)

- case / casez / casex: With care (full case, parallel case, or tool directives).
- Tasks and functions: Without delays; used for combinational or single-cycle helpers.
- Signed: signed types and \$signed/\$unsigned as supported by the tool.
- Delays: `#n` in RTL (used for testbenches only).
- initial: Except for initialization of reg/mem in FPGAs (tool-dependent).
- Event controls: `@(posedge clk)` is fine; complex event lists may not map.

3. Synthesizable Subset (1364-2005) (3/4)

- Fork/join: Usually testbench-only.
- System tasks: e.g. ``$display``, ``$finish`` — testbench/simulation only.
- Pure latch inference: Unintended latches from incomplete case/if; use full case or default.
- Combinational: Use ``always @*`` and blocking ``=``; assign all outputs in all branches (or default) to...
- Sequential: Use ``always @(posedge clk)`` (and optionally ``negedge rst_n``) and nonblocking ``<=```; do n...
- One driver per net: No multiple assign to the same wire; no multiple always driving the same reg in...

3. Synthesizable Subset (1364-2005) (4/4)

- Avoid latches: In combinational always, cover all cases or use a default assignment.

4. Blocking vs Nonblocking (Clarified in 2005)

- Combinational always (``always @*``): Use blocking `=`. Order of statements can matter (same simulation results may vary).
- Sequential always (``always @(posedge clk)``): Use nonblocking `<=`. Order does not matter within the block.
- Do not mix blocking and nonblocking for the same variable in the same always block.

5. Full Case and Parallel Case (Synthesis Hints)

- Intent: “Every possible case value is covered; no latch.”
- Syntax: Often an attribute, e.g. ``(* full_case *)`` or tool-specific comment.
- Use: When the designer guarantees all cases are covered (e.g. one-hot state encoding).
- Intent: “At most one case arm matches; can be implemented as parallel mux.”
- Syntax: Often an attribute, e.g. ``(* parallel_case *)`` or tool-specific.
- Use: When at most one branch is true (e.g. one-hot); misuse can hide bugs.

6. Summary: 1364 Evolution (1995 → 2001 → 2005)

- See docs/MODULE3.md

Hands-on examples

Module 3 toolchain check

```
$ command -v iverilog >/dev/null && echo "Toolchain ready: $(iverilog  
-V 2>&1 | head -1)"
```

Terminal: module3_check

Toolchain ready: Icarus Verilog version 12.0 (stable) ()

Demo: Parameter Override

```
$ cd module3/examples/parameters && make clean && make run
```

Terminal: ex01_parameters

```
rm -f top
iverilog -o top param_override.v
vvp top
Parameter override at instantiation (1364-2005): no defparam
 4-bit: 3 + 5 = 8
 8-bit: 10 + 20 = 30
param_override.v:29: $finish called at 20 (1s)
```

Demo: No defparam

```
$ cd module3/examples/no_defparam && make clean && make run
```

Terminal: ex02_no_defparam

```
rm -f top
iverilog -o top no_defparam.v
vvp top
No defparam (1364-2005): parameter only at instantiation
  a=ab y=ab
no_defparam.v:31: $finish called at 10 (1s)
```

Demo: Synthesizable Style

```
$ cd module3/examples/synthesizable && make clean && make run
```

Terminal: ex03_synthesizable

```
rm -f top
iverilog -o top comb_seq_style.v
vvp top
Synthesizable style (1364-2005): combo @* blocking, seq posedge nonblocking
y_comb=1 q_seq=0
y_comb=1 q_seq=1
y_comb=1 q_seq=1
comb_seq_style.v:46: $finish called at 45 (1s)
```

Demo: One Driver

```
$ cd module3/examples/one_driver && make clean && make run
```

Terminal: ex04_one_driver

```
rm -f top
iverilog -o top one_driver.v
vvp top
One driver per net (1364-2005): single assign, single always per output
y_assign=1 q_reg=0
y_assign=1 q_reg=1
y_assign=1 q_reg=1
one_driver.v:41: $finish called at 45 (1s)
```

Demo: Blocking vs Nonblocking

```
$ cd module3/examples/procedural && make clean && make run
```

Terminal: ex05_procedural

```
rm -f top
iverilog -o top blocking_nonblocking.v
vvp top
Blocking vs nonblocking (1364-2005): = in combo, <= in seq
  combo: y=1 z=1
  seq: q1=1 q2=x (q2 gets old q1)
  seq: q1=1 q2=1 (q2 gets old q1)
  seq: q1=1 q2=1 (q2 gets old q1)
blocking_nonblocking.v:49: $finish called at 35 (1s)
```

Demo: Pipeline

```
$ cd module3/examples/pipeline && make clean && make run
```

Terminal: ex06_pipeline

```
rm -f top
iverilog -o top pipeline.v
vvp top
Two-stage pipeline (1364-2005): nonblocking only; q2 <= q1 (old value)
  d= 1 q1= 0 q2= 0
  d= 2 q1= 2 q2= 0
  d= 3 q1= 2 q2= 2
pipeline.v:42: $finish called at 45 (1s)
```


Demo: Case Styles

```
$ cd module3/examples/case_styles && make clean && make run
```

Terminal: ex07_case_styles

```
rm -f top
iverilog -o top case_full_parallel.v
vvp top
Case full coverage (1364-2005): default to avoid latch
  sel=0 y=1
  sel=1 y=2
  sel=2 y=4
  sel=3 y=8
case_full_parallel.v:42: $finish called at 40 (1s)
```

Demo: Avoid Latch

```
$ cd module3/examples/avoid_latch && make clean && make run
```

Terminal: ex08_avoid_latch

```
rm -f top
iverilog -o top avoid_latch.v
vvp top
Avoid latch (1364-2005): default + case so all paths assign y
  sel=0 y=1
  sel=2 y=4
  sel=3 y=8
avoid_latch.v:40: $finish called at 30 (1s)
```

Demo: Synthesizable Function

```
$ cd module3/examples/function_synth && make clean && make run
```

Terminal: ex09_function_synth

```
rm -f top
iverilog -o top function_synth.v
vvp top
Synthesizable function (1364-2005): no delays; used in always @*
  min( 50, 30)= 30
  min( 10, 99)= 10
function_synth.v:29: $finish called at 20 (1s)
```

Demo: 1364-2005 Summary

```
$ cd module3/examples/summary && make clean && make run
```

Terminal: ex10_summary

```
rm -f top
iverilog -o top summary_2005.v
vvp top
1364-2005 summary: ANSI, param at inst, nonblocking, no defparam
  a= 3 b= 5 sum= 0
  a= 3 b= 5 sum= 8
  a= 3 b= 5 sum= 8
summary_2005.v:37: $finish called at 45 (1s)
```

Practice & assessment

Exercises

- Remove defparam
- Synthesizable Checklist
- Blocking vs Nonblocking
- Case and Latches
- 1364-2005 Summary

Exercises

- Using defparam in New Code
- Mixing Blocking and Nonblocking for Same Variable
- Assuming unique/priority case in 1364-2005
- Latches from Incomplete case/if
- Using SystemVerilog in “1364-2005” Project

Summary & next steps

- Master the final Verilog-only standard (IEEE 1364-2005), its clarifications over 2001, and the synt...
- Complete module3/CHECKLIST.md
- Run `./scripts/module3.sh --check`
- Next: Next module in course