3.5 Instruction Set

Refer to **Table 3-2**, which shows all the M68HC11 instructions in all possible addressing modes. For each instruction, the table shows the operand construction, the number of machine code bytes, and execution time in CPU E-clock cycles.

Table 3-2 Instruction Set (Sheet 1 of 7)

Mnemonic	Operation	Description	Addressing Instruction			Condition Codes								
		-	Mode	Opcode	Operand	Cycles	S	Х	Н	ı	N	Z	٧	С
ABA	Add Accumulators	$A + B \Rightarrow A$	INH	1B	_	2	_	_	Δ	_	Δ	Δ	Δ	Δ
ABX	Add B to X	IX + (00 : B) ⇒ IX	INH	3A	_	3	_	_	_	_	_	_	_	_
ABY	Add B to Y	$IY + (00 : B) \Rightarrow IY$	INH	18 3A	_	4	_	_	_	_	_	_	_	
ADCA (opr)	Add with Carry to A	$A + M + C \Rightarrow A$	A IMM A DIR A EXT A IND,X A IND,Y	89 99 B9 A9 18 A9	ff ff	2 3 4 4 5	_	_	Δ	_	Δ	Δ	Δ	Δ
ADCB (opr)	Add with Carry to B	$B + M + C \Rightarrow B$	B IMM B DIR B EXT B IND,X B IND,Y	C9 D9 F9 E9 18 E9	ii dd hh II ff	2 3 4 4 5		_	Δ	_	Δ	Δ	Δ	Δ
ADDA (opr)	Add Memory to A	$A + M \Rightarrow A$	A IMM A DIR A EXT A IND,X A IND,Y	8B 9B BB AB 18 AB	ii dd hh II ff	2 3 4 4 5	_	_	Δ	_	Δ	Δ	Δ	Δ
ADDB (opr)	Add Memory to B	$B + M \Rightarrow B$	B IMM B DIR B EXT B IND,X B IND,Y	CB DB FB EB 18 EB	ii dd hh II ff	2 3 4 4 5	_	_	Δ	_	Δ	Δ	Δ	Δ
ADDD (opr)	Add 16-Bit to D	$D + (M : M + 1) \Rightarrow D$	IMM DIR EXT IND,X IND,Y	C3 D3 F3 E3 18 E3	jj kk dd hh II ff ff	4 5 6 6 7	_	_	_	_	Δ	Δ	Δ	Δ
ANDA (opr)	AND A with Memory	$A \bullet M \Rightarrow A$	A IMM A DIR A EXT A IND,X A IND,Y	84 94 B4 A4 18 A4	ii dd hh II ff	2 3 4 4 5	_	_	_	_	Δ	Δ	0	
ANDB (opr)	AND B with Memory	$B \bullet M \Rightarrow B$	B IMM B DIR B EXT B IND,X B IND,Y	C4 D4 F4 E4 18 E4	ii dd hh II ff	2 3 4 4 5	_	_	_	_	Δ	Δ	0	
ASL (opr)	Arithmetic Shift Left	C b7 b0	EXT IND,X IND,Y	78 68 18 68	hh II ff ff	6 6 7	-	_	_	_	Δ	Δ	Δ	Δ
ASLA	Arithmetic Shift Left A	C b7 b0	A INH	48	_	2	_	_	_	_	Δ	Δ	Δ	Δ
ASLB	Arithmetic Shift Left B	C b7 b0	B INH	58	_	2	_	_	_	_	Δ	Δ	Δ	Δ
ASLD	Arithmetic Shift Left D	← ← 0 C b7A b0b7B b0	INH	05	_	3	_	_	_	_	Δ	Δ	Δ	Δ
ASR	Arithmetic Shift Right	b7 b0 C	EXT IND,X IND,Y	77 67 18 67	hh II ff ff	6 6 7	_		_	_	Δ	Δ	Δ	Δ
ASRA	Arithmetic Shift Right A	b7 b0 C	A INH	47	_	2	_	_	_	_	Δ	Δ	Δ	Δ
ASRB	Arithmetic Shift Right B	b7 b0 C	B INH	57	_	2	_		_	_	Δ	Δ	Δ	Δ
BCC (rel)	Branch if Carry Clear	? C = 0	REL	24	rr	3	_	-	_	-	-	-	-	_

Table 3-2 Instruction Set (Sheet 2 of 7)

Mnemonic	Operation	Description	Addressing						Со	nditio	n Co	des			
	-		Mode	Opcode	Operand	Cycles	S	Х	Н	I	N	Z	٧	С	
BCLR (opr)	Clear Bit(s)	$M \bullet (mm) \Rightarrow M$	DIR	15	dd mm	6	_	_	_	_	Δ	Δ	0	_	
(msk)			IND,X IND,Y	1D 18 1D	ff mm ff mm	7 8									
BCS (rel)	Branch if Carry Set	? C = 1	REL	25	rr	3	_	_	_	_	_	_	_	_	
BEQ (rel)	Branch if = Zero	? Z = 1	REL	27	rr	3	_	_	_	_	_	_	_	_	
BGE (rel)	Branch if Δ Zero	? N ⊕ V = 0	REL	2C	rr	3	_	-	-	_	_	-	-	_	
BGT (rel)	Branch if > Zero	$? Z + (N \oplus V) = 0$	REL	2E	rr	3	_	_	_	_	_	_	-	_	
BHI (rel)	Branch if Higher	? C + Z = 0	REL	22	rr	3	_	_	_	_	_	_	_	_	
BHS (rel)	Branch if Higher or Same	? C = 0	REL	24	rr	3	_	_	_	_	_	_	_	_	
BITA (opr)	Bit(s) Test A with Memory	A • M	A IMM A DIR A EXT A IND,X A IND,Y	85 95 B5 A5 18 A5	ii dd hh II ff	2 3 4 4 5	_	_	_	_	Δ	Δ	0	_	
BITB (opr)	Bit(s) Test B with Memory	B∙M	B IMM B DIR B EXT B IND,X B IND,Y	C5 D5 F5 E5 18 E5	ii dd hh II ff	2 3 4 4 5	_	_	_	_	Δ	Δ	0	_	
BLE (rel)	Branch if Δ Zero	? Z + (N ⊕ V) = 1	REL	2F	rr	3	_	_	_	_	_	_	_	_	
BLO (rel)	Branch if Lower	? C = 1	REL	25	rr	3	_	_	_	_	_	_	_	_	
BLS (rel)	Branch if Lower or Same	? C + Z = 1	REL	23	rr	3	_	_	_	_	_	_	_	_	
BLT (rel)	Branch if < Zero	? N ⊕ V = 1	REL	2D	rr	3	_	_	_	_	_	_	-	_	
BMI (rel)	Branch if Minus	? N = 1	REL	2B	rr	3	_	_	_	_	_	_	_	_	
BNE (rel)	Branch if not = Zero	? Z = 0	REL	26	rr	3	_	_	_	_	_	_	_	_	
BPL (rel)	Branch if Plus	? N = 0	REL	2A	rr	3	_	_	_	_	_	_	_	_	
BRA (rel)	Branch Always	? 1 = 1	REL	20	rr	3	_	_	_	_	_	_	_	_	
BRCLR(opr) (msk) (rel)	Branch if Bit(s) Clear	? M • mm = 0	DIR IND,X IND,Y	13 1F 18 1F	dd mm rr ff mm rr ff mm rr	6 7 8	_	_	_	_	_	_	_	_	
BRN (rel)	Branch Never	? 1 = 0	REL	21	rr	3	_	_	_	_	_	_		_	
BRSET(opr)	Branch if Bit(s)	? (M) • mm = 0	DIR	12	dd mm rr						_				
(msk) (rel)	Set	? (IVI) • IIIIII = 0	IND,X IND,Y	1E 18 1E	ff mm rr ff mm rr	7									
BSET (opr) (msk)	Set Bit(s)	$M + mm \Rightarrow M$	DIR IND,X IND,Y	14 1C 18 1C	dd mm ff mm ff mm	6 7 8	_	_	_	_	Δ	Δ	0	_	
BSR (rel)	Branch to Subroutine	See Figure 3–2	REL	8D	rr	6	_	_	_	_	_	_	_	_	
BVC (rel)	Branch if Overflow Clear	? V = 0	REL	28	rr	3	-	_	_	_	_	_	_	_	
BVS (rel)	Branch if Overflow Set	? V = 1	REL	29	rr	3	_	_	_	_	_	_	_	_	
СВА	Compare A to B	A – B	INH	11	_	2	_	_	=	_	Δ	Δ	Δ	Δ	
CLC	Clear Carry Bit	$0 \Rightarrow C$	INH	0C	_	2	_	_	_	_	-	_	_	0	
CLI	Clear Interrupt Mask	0 ⇒ I	INH	0E	_	2	_	_	_	0	_	_	_	_	
CLR (opr)	Clear Memory Byte	0 ⇒ M	EXT IND,X IND,Y	7F 6F 18 6F	hh II ff ff	6 6 7	_	=	_	_	0	1	0	0	

Table 3-2 Instruction Set (Sheet 3 of 7)

Mnemonic	Operation	Description	Addressing				struction					nditio	ion Codes			
				Mode	Opcod		Operand	Cycles	S	Χ	Н	ı	N	Z	V	С
CLRA	Clear Accumulator A	$0 \Rightarrow A$	Α	INH		4F	_	2	_	_	_	_	0	1	0	0
CLRB	Clear Accumulator B	0 ⇒ B	В	INH		5F	_	2	_	-	_	_	0	1	0	0
CLV	Clear Overflow Flag	$0 \Rightarrow V$		INH		0A	_	2	_	_	_	_	_	-	0	-
CMPA (opr)	Compare A to Memory	A – M	A A A	IMM DIR EXT		81 91 B1	ii dd hh II	2 3 4	_	_	_	_	Δ	Δ	Δ	Δ
			A A	IND,X IND,Y		A1 A1	ff ff	4 5								
CMPB (opr)	Compare B to Memory	B – M	В В В В	IMM DIR EXT IND,X IND,Y		C1 D1 F1 E1 E1	ii dd hh II ff	2 3 4 4 5	_	_	_	_	Δ	Δ	Δ	Δ
COM (opr)	Ones Complement Memory Byte	\$FF − M ⇒ M		EXT IND,X IND,Y		73 63 63	hh II ff	6 6 7	_	_	_	_	Δ	Δ	0	1
COMA	Ones Complement A	\$FF – A ⇒ A	A	INH		43	_	2	_	_	_	_	Δ	Δ	0	1
COMB	Ones Complement B	\$FF – B ⇒ B	В	INH	:	53	_	2	_	_	_	_	Δ	Δ	0	1
CPD (opr)	Compare D to Memory 16-Bit	D – M : M +1		IMM DIR EXT IND,X IND,Y	1A 1A 1A	83 93 B3 A3 A3	jj kk dd hh II ff	5 6 7 7 7		_	_	_	Δ	Δ	Δ	Δ
CPX (opr)	Compare X to Memory 16-Bit	IX – M : M + 1		IMM DIR EXT IND,X IND,Y		8C 9C BC AC	jj kk dd hh II ff	4 5 6 6 7	_	_	_	_	Δ	Δ	Δ	Δ
CPY (opr)	Compare Y to Memory 16-Bit	IY – M : M + 1		IMM DIR EXT IND,X IND,Y	18 18 1A	8C 9C BC AC AC	jj kk dd hh II ff	5 6 7 7 7	_	_	_	_	Δ	Δ	Δ	Δ
DAA	Decimal Adjust A	Adjust Sum to BCD		INH		19	_	2	_	_	_	_	Δ	Δ	Δ	Δ
DEC (opr)	Decrement Memory Byte	$M-1 \Rightarrow M$		EXT IND,X IND,Y		7A 6A 6A	hh II ff ff	6 6 7	_	_	_	_	Δ	Δ	Δ	_
DECA	Decrement Accumulator A	$A - 1 \Rightarrow A$	A	INH		4A	_	2	_	_	_	_	Δ	Δ	Δ	_
DECB	Decrement Accumulator B	B – 1 ⇒ B	В	INH		5A	_	2	_	_	_	_	Δ	Δ	Δ	_
DES	Decrement Stack Pointer	$SP - 1 \Rightarrow SP$		INH		34	_	3	_	-	_	_	_	_	_	_
DEX	Decrement Index Register X	$IX - 1 \Rightarrow IX$		INH		09	_	3	_	_	_	_	_	Δ	_	_
DEY	Decrement Index Register Y	$IY - 1 \Rightarrow IY$		INH	18	09	_	4	_	_	_	_	_	Δ	_	_
EORA (opr)	Exclusive OR A with Memory	$A \oplus M \Rightarrow A$	A A A A	IMM DIR EXT IND,X IND,Y		88 98 B8 A8 A8	ii dd hh II ff	2 3 4 4 5	_	_	_	_	Δ	Δ	0	_
EORB (opr)	Exclusive OR B with Memory	$B \oplus M \Rightarrow B$	В В В В	IMM DIR EXT IND,X IND,Y		C8 D8	ii dd hh II ff	2 3 4 4 5	_	_	_	_	Δ	Δ	0	_
FDIV	Fractional Divide 16 by 16	$D/IX \Rightarrow IX; r \Rightarrow D$		INH		03	_	41	_	_	_	_	_	Δ	Δ	Δ
IDIV	Integer Divide 16 by 16	$D / IX \Rightarrow IX; r \Rightarrow D$		INH		02	_	41	_	_	_	_	-	Δ	0	Δ

Table 3-2 Instruction Set (Sheet 4 of 7)

Mnemonic	Operation	tion Description	Addressing		Instruction					nditio	n Coo	des		
	<u> </u>		Mode	Opcode	Operand	Cycles	S	Х	Н	ı	N	Z	٧	С
INC (opr)	Increment	$M + 1 \Rightarrow M$	EXT	70		6	_	_	_	_	Δ	Δ	Δ	_
	Memory Byte		IND,X	60		6								
			IND,Y	18 60		7								
INCA	Increment Accumulator A	A + 1 ⇒ A	A INH	40	-	2	_	_	_	_	Δ	Δ	Δ	_
INCB	Increment Accumulator B	B + 1 ⇒ B	B INH	50	_	2	_	_	_	_	Δ	Δ	Δ	_
INS	Increment Stack Pointer	$SP + 1 \Rightarrow SP$	INH	31	_	3	_	_	_	_	_	_	_	_
INX	Increment Index Register X	$IX + 1 \Rightarrow IX$	INH	08	_	3	_	_	_	_	_	Δ	_	_
INY	Increment Index Register Y	$IY + 1 \Rightarrow IY$	INH	18 08	_	4	_	_	_	_	_	Δ	_	_
JMP (opr)	Jump	See Figure 3–2	EXT IND,X IND,Y	7E 6E 18 6E	ff	3 3 4	_	_	_	_	_	_	_	_
JSR (opr)	Jump to	See Figure 3–2	DIR	90		5	_				_			
oor (opi)	Subroutine	Occ rigare o 2	EXT IND,X IND,Y	BE Al	hh II O ff	6 6 7								
LDAA (opr)	Load	$M \Rightarrow A$	A IMM	86	ii	2	_	_	_	_	Δ	Δ	0	_
	Accumulator		A DIR	96		3								
	Α		A EXT	B		4								
			A IND,X A IND,Y	18 A6		4 5								
LDAB (opr)	Load	$M\RightarrowB$	B IMM	C6		2					Δ	Δ	0	
LDAB (opi)	Accumulator	IVI → D	B DIR	De		3	_				Δ	Δ	U	_
	В		B EXT	F		4								
			B IND,X	E6		4								
			B IND,Y	18 E6		5								
LDD (opr)	Load Double	$M \Rightarrow A,M + 1 \Rightarrow B$	IMM	CC		3	_	_	_	_	Δ	Δ	0	_
	Accumulator D		DIR EXT	D(4 5								
	D		IND,X	EC		5								
			IND,Y	18 EC		6								
LDS (opr)	Load Stack	$M: M + 1 \Rightarrow SP$	IMM	8E	jj kk	3	_	_	_	_	Δ	Δ	0	_
	Pointer		DIR	9E		4								
			EXT	BI		5								
			IND,X IND,Y	AE 18 AE		5 6								
LDX (opr)	Load Index	M : M + 1 ⇒ IX	IMM	CE		3	_	_			Δ	Δ	0	
LDX (opi)	Register	W : W ↑ 1 → 1/	DIR	DE		4							U	
	X		EXT	FI		5								
			IND,X	EE		5								
15)//			IND,Y	CD EE		6							_	
LDY (opr)	Load Index Register	$M: M + 1 \Rightarrow IY$	IMM DIR	18 CE 18 DE		4 5	_	_	_	_	Δ	Δ	0	_
	Y		EXT	18 FE		6								
			IND,X	1A EE	ff	6								
			IND,Y	18 EE		6								
LSL (opr)	Logical Shift	-	EXT	78		6	-	_	_	_	Δ	Δ	Δ	Δ
	Left	0 b7 b0	IND,X IND,Y	68 18 68		6 7								
LSLA	Logical Shift	C b7 b0	A INH	48		2	_				Δ	Δ	Δ	Δ
LOLA	Left A	←	73 11311	40					_	_	Δ.	Δ	Δ	Δ
		C b7 b0												
LSLB	Logical Shift		B INH	58	_	2	_	_	_	_	Δ	Δ	Δ	Δ
	Left B	C b7 b0												
LSLD	Logical Shift	C D/ DU	INH	05		3	_				Δ	Δ	Δ	Δ
LGLD	Left Double			05		3	_	_	_	_	Δ	Δ	Δ	Δ
		C b7 A b0 b7 B b0												
LSR (opr)	Logical Shift		EXT	74	hh II	6	_				0	Δ	Δ	Δ
	Right	—→ ∩→□□□□□□□	IND,X	64		6								
		0	IND,Y	18 64		7								
LSRA	Logical Shift Right A		A INH	44	_	2	_	_	_	_	0	Δ	Δ	Δ
	Piant /\			1	1	1	1				1			
	Right A	0 > 												

Table 3-2 Instruction Set (Sheet 5 of 7)

Mnemonic	Operation	Operation Description		ddressing		nstruc						ondition Codes			5		
				Mode	Opcode	Ope	erand	Cycles	S	Х	Н	Ī	N	Z	٧	С	
LSRB	Logical Shift Right B	0+	В	INH	54	-		2	_	_	_	_	0	Δ	Δ	Δ	
LSRD	Logical Shift Right Double	0		INH	04	-	_	3	_	-	_	_	0	Δ	Δ	Δ	
MUL	Multiply 8 by 8	$A * B \Rightarrow D$		INH	3D	-	_	10	_	_	_	_	_	_	_	Δ	
NEG (opr)	Two's Complement Memory Byte	$0 - M \Rightarrow M$		EXT IND,X IND,Y	70 60 18 60	hh II ff ff	I	6 6 7	_	_	_	_	Δ	Δ	Δ	Δ	
NEGA	Two's Complement A	0 − A ⇒ A	Α	INH	40	-	_	2	_	_	_	_	Δ	Δ	Δ	Δ	
NEGB	Two's Complement B	0 − B ⇒ B	В	INH	50	-	_	2	_	_	_	_	Δ	Δ	Δ	Δ	
NOP	No operation	No Operation		INH	01	-	_	2	_	_	_	_	_	_	_	_	
ORAA (opr)	OR Accumulator A (Inclusive)	$A + M \Rightarrow A$	A A A A	IMM DIR EXT IND,X IND,Y	8A 9A BA AA 18 AA	ii dd hh II ff	I	2 3 4 4 5	_	_	_	_	Δ	Δ	0	_	
ORAB (opr)	OR Accumulator B (Inclusive)	$B + M \Rightarrow B$	B B B B	IMM DIR EXT IND,X IND,Y	CA DA FA EA 18 EA	ii dd	l	2 3 4 4 5	_	_	_	_	Δ	Δ	0	_	
PSHA	Push A onto	$A \Rightarrow Stk, SP = SP - 1$		IND, t	36	" -	_	3	_	_		_	_		_		
PSHB	Stack Push B onto	$B \Rightarrow Stk, SP = SP - 1$		INH	37	-		3	_	_	_	_	_	_	_	_	
PSHX	Stack Push X onto Stack (Lo First)	$IX \Rightarrow Stk, SP = SP - 2$		INH	3C	-	_	4	_	_	_	_	_	_	_	_	
PSHY	Push Y onto Stack (Lo First)	$IY \Rightarrow Stk, SP = SP - 2$		INH	18 3C	-	_	5	_	_	_	_	-	_	_	_	
PULA	Pull A from Stack	$SP = SP + 1$, $A \leftarrow Stk$		INH	32	-	_	4	_	_	_	_	-	_	_	_	
PULB	Pull B from Stack	$SP = SP + 1, B \Leftarrow Stk$	В	INH	33	-		4	_	_	_	_		_	_	_	
PULX	Pull X From Stack (Hi First)	SP = SP + 2, IX ← Stk		INH	38	-	_	5	_	_	_	_	_	_	_	_	
PULY	Pull Y from Stack (Hi First)	SP = SP + 2, IY ← Stk		INH	18 38	-	_	6	_	_	_	_	_	_	_	_	
ROL (opr)	Rotate Left	C b7 b0		EXT IND,X IND,Y	79 69 18 69	hh II ff ff	I	6 6 7	_	-	_	_	Δ	Δ	Δ	Δ	
ROLA	Rotate Left A	C b7 b0	Α	INH	49	-	_	2	_	-	_	_	Δ	Δ	Δ	Δ	
ROLB	Rotate Left B	C b7 b0	В	INH	59	-	_	2	_	_	_	_	Δ	Δ	Δ	Δ	
ROR (opr)	Rotate Right	b7 b0 C		EXT IND,X IND,Y	76 66 18 66	hh II ff ff	l	6 6 7	_	_	_	_	Δ	Δ	Δ	Δ	
RORA	Rotate Right A	b7 b0 C	Α	INH	46	-	_	2	_	-	_	_	Δ	Δ	Δ	Δ	
RORB	Rotate Right B	b7 b0 C	В	INH	56	-	_	2	_	_	_	_	Δ	Δ	Δ	Δ	
RTI	Return from Interrupt	See Figure 3–2		INH	3B	-	_	12	Δ	\downarrow	Δ	Δ	Δ	Δ	Δ	Δ	
RTS	Return from Subroutine	See Figure 3–2		INH	39	-	_	5	_	_	_	_	-	_	_	_	
SBA	Subtract B from A	$A - B \Rightarrow A$		INH	10	-	_	2	_	_	_	_	Δ	Δ	Δ	Δ	

Table 3-2 Instruction Set (Sheet 6 of 7)

Mnemonic	Operation	Description	Ad	dressing				ction					nditio				
				Mode	Op	ocode		erand	Cycles	S	Х	Н	ı	N	Z	٧	С
SBCA (opr)	Subtract with	$A - M - C \Rightarrow A$	A	IMM		82	ii		2	_	_	_	_	Δ	Δ	Δ	Δ
	Carry from A		A A	DIR EXT		92 B2	dd hh		3 4								
			A	IND,X		A2	ff	"	4								
			A	IND,X	18	A2	ff		5								
SBCB (opr)	Subtract with	$B - M - C \Rightarrow B$	В	IMM	1	C2	ii		2	_				Δ	Δ	Δ	Δ
0202 (op.)	Carry from B	2 0 . 2	В	DIR		D2	dd		3						_	_	_
	,		В	EXT		F2	hh	II	4								
			В	IND,X		E2	ff		4								
			В	IND,Y	18	E2	ff		5								
SEC	Set Carry	1 ⇒ C		INH		0D		_	2	_	_	_	_	_		_	1
SEI	Set Interrupt Mask	1 ⇒ I		INH		0F		_	2	_	_	_	1	_			_
SEV	Set Overflow Flag	1 ⇒ V		INH		0B		_	2	_	_	_	_	_		1	_
STAA (opr)	Store	$A \Rightarrow M$	Α	DIR		97	dd		3	_	_	_	_	Δ	Δ	0	_
	Accumulator		A	EXT		B7	hh	II	4								
	Α		A	IND,X	18	A7	ff ff		4 5								
CTAD (cost)	Store	D . M	A B	IND,Y DIR	10	A7 D7	dd		3								
STAB (opr)	Accumulator	$B \Rightarrow M$	В	EXT		F7	hh	п	4	_	_	_	_	Δ	Δ	0	_
	B		В	IND,X		E7	ff	"	4								
			В	IND,X IND,Y	18	E7	ff		5								
STD (opr)	Store	$A \Rightarrow M, B \Rightarrow M + 1$		DIR	+	DD	dd		4	_	_	_		Δ	Δ	0	
012 (opi)	Accumulator	7 (→ III, B → III / I		EXT		FD	hh	II	5						_	Ū	
	D			IND,X		ED	ff		5								
				IND,Y	18	ED	ff		6								
STOP	Stop Internal Clocks	_		INH		CF		_	2	_	_	_	_	_	_	_	_
STS (opr)	Store Stack	SP ⇒ M : M + 1		DIR		9F	dd		4	_				Δ	Δ	0	
010 (opi)	Pointer	O1 → W1.W1.1		EXT		BF	hh	II	5						_	Ü	
				IND,X		AF	ff		5								
				IND,Y	18	AF	ff		6								
STX (opr)	Store Index	$IX \Rightarrow M : M + 1$		DIR		DF	dd		4	_	_	_	_	Δ	Δ	0	_
	Register X			EXT		FF	hh	II	5								
				IND,X		EF	ff		5								
				IND,Y	CD	EF	ff		6								
STY (opr)	Store Index	$IY \Rightarrow M : M + 1$		DIR	18	DF	dd		5	_	_	_	_	Δ	Δ	0	_
	Register Y			EXT	18	FF	hh #	II	6								
				IND,X IND,Y	1A 18	EF EF	ff ff		6 6								
SUBA (opr)	Subtract	$A - M \Rightarrow A$	Α	IMD, I	10	80	ii		2					Δ	Δ	Δ	Δ
SUBA (upi)	Memory from	$A - WI \Rightarrow A$	A	DIR		90	dd		3	_	_	_	_	Δ	Δ	Δ	Δ
	A		A	EXT		B0	hh	II	4								
	. ,		Α	IND,X		A0	ff		4								
			Α	IND,Y	18	A0	ff		5								
SUBB (opr)	Subtract	$B - M \Rightarrow B$	Α	IMM		C0	ii		2	_	_			Δ	Δ	Δ	Δ
	Memory from		Α	DIR		D0	dd		3								
	B		Α	EXT		F0	hh	II	4								
			A	IND,X	40	E0	ff		4								
OLIDD ()	0.1.	D M M : =	Α	IND,Y	18	E0	ff		5								
SUBD (opr)	Subtract Mamory from	$D - M : M + 1 \Rightarrow D$		IMM		83	jj kl	K	4	_	_	_	_	Δ	Δ	Δ	Δ
	Memory from D			DIR EXT		93 B3	dd hh		5 6								
	U			EX I IND,X		A3	nn ff	11	6								
				IND,X IND,Y	18	A3	ff		7								
SWI	Software	See Figure 3–2		INH	+	3F		_	14	_	_	_	1	_			_
TAB	Interrupt Transfer A to B	A ⇒ B		INH		16		_	2	_				Δ	Δ	0	
TAP	Transfer A to	$A \Rightarrow B$ $A \Rightarrow CCR$		INH	1	06			2	Δ	$\overline{}$	Δ	Δ	Δ	$\frac{\Delta}{\Delta}$	Δ	
	CC Register							_		Δ		Δ	Δ		Δ		Δ
TBA	Transfer B to A	$B \Rightarrow A$		INH		17	1	_	2	_	_	_	_	Δ	Δ	0	_
TEST	TEST (Only in Test Modes)	Address Bus Counts		INH		00		_	*	_	_	_	_	_	_	_	_
TPA	Transfer CC Register to A	$CCR \Rightarrow A$		INH		07		_	2	_	_	_	_	_	_		_
TQT (cor)	Test for Zero	M – 0		EXT	-	7D	hh	II	6					A	A	0	0
TST (opr)	or Minus	IVI — U		EX I IND,X		7D 6D	nn ff	II	6	_	_	_	_	Δ	Δ	U	U
	oi iviii ius			IND,X IND,Y	18	6D	ff		7								
TSTA	Test A for Zero	A – 0	Α	IND, I	10	4D		_	2	_				Δ	Δ	0	0
		7 0	/ ·	11.41.1		70					_	_	_		4	J	U
	or Minus																
TSTB	Test B for Zero	B – 0	В	INH		5D		_	2	_	_	_	_	Δ	Δ	0	0

Table 3-2 Instruction Set (Sheet 7 of 7)

Mnemonic	Operation	Description	Addressing		ln	struction				Co	nditio	n Cod	des		
			Mode	Opco	Opcode		Cycles	S	Х	Н	_	N	Z	٧	С
TSX	Transfer Stack Pointer to X	SP + 1 ⇒ IX	INH		30	_	3	_	_	_	_	_	_	_	_
TSY	Transfer Stack Pointer to Y	SP + 1 ⇒ IY	INH	18	30	_	4	_	_	_	_		_	_	_
TXS	Transfer X to Stack Pointer	IX – 1 ⇒ SP	INH		35	_	3	_	_	_	_	_	_	_	_
TYS	Transfer Y to Stack Pointer	IY – 1 ⇒ SP	INH	18	35	_	4	_	_	_	_	_	_	_	_
WAI	Wait for Interrupt	Stack Regs & WAIT	INH		3E	_	**	_	_	_	_	_	_	_	_
XGDX	Exchange D with X	$IX \Rightarrow D, D \Rightarrow IX$	INH		8F	_	3	_	_	_	_	_	_	_	_
XGDY	Exchange D with Y	$IY \Rightarrow D, D \Rightarrow IY$	INH	18	8F	_	4	_	_	_	_	_	_	_	_