



## 1. General information question:

- a) What is the basic tenet of all stored program computers?



- b) Identify the four different types of instructions and give an example of each from the PowerPC instruction set.




- c) After a normal interrupt occurs, where will the system store the address of the instruction that should be executed when the Interrupt Service Routine completes?

SRRCA

- d) True or false: 0x01234000 is a valid content for the EVPR.

True  
②  
16 bits must be zero.

- e) An add, r3, r4, r5 instruction has just completed and the value written to r3 is 0xFFFF45678. What are bits 0, 1, and 2 of the Condition Register?



- f) What is the purpose of the TRI register (also known as the DDR register) of the Xilinx GPIO IP?

This sets the GPIO until an input (1) or an output (0)

flag of the Uartlite system to be set; then to clear the bit and return. This subroutine was used in a system that needed a UART, but without using the interrupt system. The programmer called this routine from a larger system handling routine. This code fragment is as follows:

Addr	Bits	Instr	
6600	60000000	nop	$r9 = \text{0x8400}$ $\text{Rm} = 0x8400$
6604	48000009	bl getc	
6608	60000000	nop	
660c	3D008400	getc: lis r8, 0x8400	cr bit
6610	81280008	again: lwz r9, 0x8(r8)	
6614	712A0001	andi. r10, r9, 0x0001	
6618	4182FFFF	bt 2, again	
661c	81680000	lwz r11, 0(r8)	
6620	2C8B0033	if c16=0 cmpwi 1, r11, 0x0033	# Receive FIFO offset by 0 bytes
6624	4086FFEC	# 0x33 is ascii '3'	
6628	4E800020	bf 6, again	
		blr	

This question deals with the registers used in the routine. Below is a before and after representation for some of the registers. The before values are given (values of registers before executing the instruction at 0x6604); fill in the after values (values of registers after executing the instruction at 0x6608). The UART system has been initialized elsewhere, so don't worry about that aspect. Only write in the *After* area those registers that have been changed by the above code fragment, and in those boxes place the correct final value for the register.

Before		After	
$r0 = 0x00000000$	$r1 = 0x11111111$	$r0 =$	$r1 =$
$r2 = 0x22222222$	$r3 = 0x33333333$	$r2 =$	$r3 =$
$r4 = 0x44444444$	$r5 = 0x55555555$	$r4 =$	$r5 =$
$r6 = 0x66666666$	$r7 = 0x77777777$	$r6 =$	$r7 =$
$r8 = 0x88888888$	$r9 = 0x99999999$	$r8 = 0x84000000$	$r9 = 0x84000000$
$r10 = 0xAFFFFFFF$	$r11 = 0xBFFFFFFF$	$r10 = 0x00000000$	$r11 = 0x84000000$
$r12 = 0xCFFFFFFF$	$r13 = 0xFFFFFFFF$	$r12 =$	$r13 =$
$r14 = 0xFFFFFFFF$	$r15 = 0xFFFFFFFF$	$r14 =$	$r15 =$
$lr = 0xABCDDEF00$	$ctr = 0x00000000$	$lr =$	$ctr =$
$cr = 0x00000000$	$tsr = 0x00000000$	$cr =$	$tsr =$

$lr - \text{link register} = 6608$ . return address.

$$r9 = 0x0001$$

$$r10 = 0x00000001$$

$$r11 = 0x00000003$$

$$cr = 0x00000000$$

Data movement question: In the first laboratory you explored moving information to and from memory with various load and store instructions. Below is a small code fragment, followed by another memory and register contents description. The code fragment is set up to be somewhat tricky, and not particularly straightforward, but implement the work of each instruction and you should be okay. Identify the locations in memory and the registers that are changed by the code fragment, and give the updated values.

Addr	Bits	Instruction													
5110	38603000	strt: li r3, 0x3000													
5114	39C00004	li r14, 4	shift by 2	shift by 2	slw										
5118	7C647030	slw r4, r3, r14	# shift left word												
511C	7C841A14	add r4, r4, r3													
5120	38840040	addi r4, r4, 0x40	> 0x00000040												
5124	80C40014	lwz r6, 20(r4)													
5128	A0E40012	lhz r7, 18(r4)													
512C	89040007	lbz r8, 7(r4)	Registers,												
5130	99240029	stb r9, 0x29(r4)													
5134	B1440032	sth r10, 0x32(r4)													
5138	9164003C	stw r11, 0x3C(r4)	mem												

$$\begin{aligned}
 r_3 &= x00003000 \\
 r_{in} &= x00000004 \quad 4 \\
 r_4 &= x30000000 = 0x00030000 \\
 r_4 &= x30003040 = 0x00030400 \\
 r_6 &= x30003060 \\
 r_7 &= x30003058 \\
 r_8 &= x30003042
 \end{aligned}$$

left by  
4 bits

Before		After	
r0 = 0x00000000	r1 = 0x11111111	r0 =	r1 =
r2 = 0x22222222	r3 = 0x33333333	r2 =	r3 = <u>-1</u> = 3000
r4 = 0x44444444	r5 = 0x55555555	r4 = <u>-1</u> = 30040	r5 =
r6 = 0x66666666	r7 = 0x77777777	r6 = <u>x30003060</u>	r7 = <u>x30003058</u>
r8 = 0x88888888	r9 = 0x99999999	r8 = <u>x30003047</u>	r9 =
r10 = 0xAFFFFFFF	r11 = 0xFFFFFFFF	r10 =	r11 =
r12 = 0xFFFFFFFF	r13 = 0xFFFFFFFF	r12 =	r13 =
r14 = 0xFFFFFFFF	r15 = 0xFFFFFFFF	r14 = <u>-1</u>	r15 =

Part #, open + 1																
Address	01	23	45	56	89	AB	CD	EF	00	11	22	33	44	55	66	77
00033040	88	99	AA	BB	CC	DD	EE	FF	12	13	14	15	16	17	18	19
00033050																
00033060									99	0						
00033070	AA	AA									BB	BB	BB	BB		

$$r_4 = 00033040$$

$$r_{10} \text{ stored at } 00033072$$

$$\frac{29}{00033069}$$

$$r_{11} \text{ stored at } 0003307C$$

4. Instruction/data structure question: In the space provided below, present code for the following problem. There is an array of words starting at address 0x8000 that contains 0x1230 signed binary numbers. Determine how many of these values are greater than zero, how many are less than zero, and how many are equal to zero. Leave these counts in registers r8, r9, and r10.

\*0C8.

r8 = 0

r9 = 0

r10 = 0

1230 41's. stored at x8000

Signext?

# used to count how many are LT, GT or EQ.

signed standard

loop:

l1 s, x8000

(1) r2, x1230

getw r3, r2(0)

why?

Subt r2, r2, r2...

won't work

# base address

# counter

4

# store word from memory

into r3, where r1 is the  
base address and r2 is the  
offset.

# compare word to zero.  
never get here

compare counter to  
0, if it is, go to  
the end, we are  
done counting.

LESSTHAN:

add: 08, 08, 1

b loop

GREATERTHAN:

add: 09, 09, 1

b loop

EQUAL:

add: 10, 10, 1

b loop.

r8 = # of <

r9 = # of >

r10 = # of =

but?

END:

here: b here

5. Interrupt question: This question has two parts. The first is setup/initialization, the second is steady state. Much of the configuration of the UARTLite from Xilinx is done in the initialization of the board, as opposed to the initialization of the processor. Nevertheless, we need to initialize the system for interrupt driven activity. In the space provided below, give instructions that will set up the system (UART, Processor, etc.) for interrupt driven applications for receiving characters. Assume that the system under consideration is configured as we have done it in the laboratory (UARTLite at 0x84000000; interrupt controller at 0x81800000; UARTLite interrupt bit in the interrupt controller is the '8' bit (IBM numbering this would be 28, normal numbering would put it at position/weighting 3)).

```

    .set UART@H 0x84000000    IC wait bit = 8
    .set RxFIFO@H x00000004. # Initialize
    .set JC@H 0x81800000
    .set IER 0x00000008

    -lO1, UART@H           # Load into registers
    -lO2, RxFIFO@H
    lo3, JC@H.             r1 - r4.

    li r4, IER.             EUPR?
    li r4, 1 -e#Enable Interrupt Register also?

```

For the second part of this question, give code for an interrupt service routine that will handle the flags of the UART as needed to verify that there is a character available and then place the character in a mail box located at address 0x00FF0800. Don't worry about context-switch of the registers; assume the ISR can use any register it deems appropriate.

~~loop?~~

```

    li r5, 0x00FF0800@H # r5 holds the mailbox
    or, r5, r5 0x00FF0800@L address.

    li r6, r2(r1). # Load value from RxFIFO
    into r6.

    cmp r6, 0          # Is r6 empty?
    bf MAILBOX      # If not, go to mailbox.

    bloop

MAILBOX:
    stw r6, 0(r5)     # Store the value from
                      # the RxFIFO into the
                      # MAILBOX.

    incomplete!

```

5. Interrupt question. This question has two parts. The first is setup/initialization, the second is steady state. Much of the configuration of the UARTLite from Xilinx is done in the initialization of the board, as opposed to the initialization of the processor. Nevertheless, we need to initialize the system for interrupt driven activity. In the space provided below, give instructions that will set up the system (UART, Processor, etc.) for interrupt driven applications for receiving characters. Assume that the system under consideration is configured as we have done it in the laboratory (UARTLite at 0x84000000; interrupt controller at 0x81800000; UARTLite interrupt bit in the interrupt controller is the '8' bit (IBM numbering this would be 28, normal numbering would put it at position/weighting 3)).

- Set UART@H 0x84000000  
 - Set RxFIFO@H 0x00000004. # Initialize IC wait bit = 8.  
 - Set IC@H 0x81800000  
 - Set IER 0x00000008  
 - li r1, UART@H  
 - li r2, RxFIFO@H # Load into registers  
 li r3, IC@H.  
 li r4, IER.  
 li r4, 1 # Enable Interrupt Register  
 EUPR?  
 abr?

For the second part of this question, give code for an interrupt service routine that will handle the flags of the UART as needed to verify that there is a character available and then place the character in a mail box located at address 0x00FF0800. Don't worry about context-switch of the registers; assume the ISR can use any register it deems appropriate.

.04  
 lis r5, 0x00FF0800@H # r5 holds the mailbox  
 address.  
 ori, r5, r5 0x00FF0800@L

loop:  
 li r6, r2(r1). # Load value from RxFIFO  
 into r6.  
 cmp r6, 0 # Is r6 empty?  
 bf MAILBOX # If not, go to mailbox.  
 b loop

MAILBOX:

stw r6, 0(r5) # Store the value from  
 the RxFIFO into the  
 MAILBOX.  
 incomplete!

- a) What instruction is represented in hexadecimal as: 0x7D97C800?

~~add  $r12, r23, r25$~~   
~~-5~~

Cmp < 23, < 25

$$2^3 + 2^2 = 8 + 4 = 12.$$

- b) Give the coding for the instruction ‘andi. r8,r12,0x2345’. Remember that on logical instructions, register order is reversed in bit pattern.

Diagram illustrating a 4-bit binary adder with carry lookahead:

- Sum Bits (S):** 12345 (12 + 345)
- Carry Bits (C):** 01100 | 01000 | 01010 | 10000 | 0010010101
- Carry Lookahead:**
  - Inputs: 128, 8, 12, 01100, 01000
  - Outputs: 12345, 1
  - Annotations: 904, 905, 100, G1000, ->

$$\begin{array}{r} 213 \\ \times 23 \\ \hline 213 \\ 426 \\ \hline 4899 \end{array}$$

- c) Assume that a conditional branch instruction is located at address 0x00080000. What is the highest address that can be reached by this instruction? That is, at what address is located the label that is the target of the branch?

$$2^8 = 256 \quad \begin{array}{r} 297 \\ \hline 256 \\ 41 \end{array}$$

positive, first bit is 0,  
rest of bits are 1's.

$$\begin{array}{r} \textcircled{-5} \\ \times 167 \\ \hline 83FFC \end{array}$$

$$2^4 + 2^8 + 41$$

$$2^4 + 2^5 + 2^5 + 9$$

$$2^4 + 2^8 + 2^5 + 2^3 + 2^0$$

Table B-1 lists the PPC405 instruction set in alphabetical order by mnemonic.

Table B-1: Instructions Sorted by Mnemonic



	0	6	9	11 12	14	16 17	20 21	22	26	30	31
add	31		rD		rA		rB	OE		266	
addc	31		rD		rA		rB	OE		10	
adde	31		rD		rA		rB	OE		138	
addi	14		rD		rA				SIMM		
addic	12		rD		rA				SIMM		
addic.	13		rD		rA				SIMM		
addis	15		rD		rA				SIMM		
addme	31		rD		rA	00000	OE		- 234		Rc
addze	31		rD		rA	00000	OE		202		Rc
and	31		rs		rA		rB			28	Rc
andc	31		rs		rA		rB			60	Rc
andi.	28		rs		rA				UIMM		
andis.	29		rs		rA				UIMM		
b	18					LI				AA	LK
bc	16		BO		BI			BD		AA	LK
bctr	19		BO		BI	00000			528		LK
bclr	19		BO		BI	00000			16		LK
cmp	31	crfD	00		rA		rB		0		0
cmpi	11	crfD	00		rA				SIMM		
cmpl	31	crfD	00		rA		rB		32		0

## Noncritical Exceptions

0x0400	Instruction Storage
0x0700	Program
0x0300	Data Storage
0x1100	Data TLB Miss
0x0600	Alignment
0x0500	External
0xC000	System Call
0x1000	Programmable-Interval Timer
0x1010	Fixed-Interval Timer
0x1200	Instruction TLB Miss

## Critical Exceptions

0x0100	Critical Input
0x1020	Watchdog Timer
0x2000	Debug
0x0200	Machine Check



011111

43710  
22222

1 + 2 + 4 + 8

= 31

$$2^4 \cdot 2^3 = 16 + 8$$

Register Name	Base Address + Offset (Hex)	Access Type	Abbreviation	Reset Value
Interrupt Status Register	C_BASEADDR + 0x0	Read / Write	ISR	All Zeros
Interrupt Pending Register	C_BASEADDR + 0x4	Read only	IPR	All Zeros
Interrupt Enable Register	C_BASEADDR + 0x8	Read / Write	IER	All Zeros
Interrupt Acknowledge Register	C_BASEADDR + 0xC	Write only	IAR	All Zeros
Set Interrupt Enable Bits	C_BASEADDR + 0x10	Write only	SIE	All Zeros
Clear Interrupt Enable Bits	C_BASEADDR + 0x14	Write only	CIE	All Zeros
Interrupt Vector Register	C_BASEADDR + 0x18	Read only	IVR	All Ones
Master Enable Register	C_BASEADDR + 0x1C	Read / Write	MER	All Zeros

**Note:**

Table 4: XPS Timer/Counter Register Address Map

Register	Address (Hex)	Size	Type	Description
TCSR0	C_BASEADDR + 0x00	Word	Read/Write	Control/Status Register 0
TLR0	C_BASEADDR + 0x04	Word	Read/Write	Load Register 0
TCR0	C_BASEADDR + 0x08	Word	Read	Timer/Counter Register 0
TCSR1	C_BASEADDR + 0x10	Word	Read/Write	Control/Status Register 1
TLR1	C_BASEADDR + 0x14	Word	Read/Write	Load Register 1
TCR1	C_BASEADDR + 0x18	Word	Read	Timer/Counter Register 1

### Control/Status Register 0 (TCSR0)

The Figure 6 and Table 7 shows the Control/Status register 0. Control/Status Register 0 contains the control and status bits for timer module 0.




Figure 6: Timer Control/Status Register 0 (TCSR0)

ENALL – enable all timers

PWMA0 Enable PWM for timer 0

T0INT – Timer 0 interrupt

ENT0 – Enable timer 0

LOAD0 – Load timer 0

ARHT0 – Auto reload/hold timer 0

CAPT0 – enable capture trigger timer 0

GENT0 – Enable External Generate

UDT0 - Up Down Timer0

MDT0 – Timer 0 mode