


PORTATILE PER ACUBE ACB\_0001\_0

| Page | Description                          |
|------|--------------------------------------|
| 1    | SCHEMATIC PAGE LISTING               |
| 2    | SYSTEM BLOCK DIAGRAM                 |
| 3    | T2080 DDR3L INTERFACE                |
| 4    | T2080 IFC INTERFACE                  |
| 5    | T2080 NOR and NAND FLASH INTERFACE   |
| 6    | T2080 SPI FLASH and SDHC INTERFACE   |
| 7    | T2080 SYSTEM LOGIC INTERFACE         |
| 8    | T2080 ETHERNET and SERDES INTERFACE  |
| 9    | T2080 USB INTERFACE                  |
| 10   | KEYBOARD INTERFACE                   |
| 11   | KEYBOARD LED INTERFACE               |
| 12   | T2080 DUART and I2C DEVICE INTERFACE |
| 13   | CPLD WRAPPER AND IO EXPANDER         |
| 14   | T2080 POWER SUPPLY                   |
| 15   | T2080 POWER SUPPLY (cont.)           |
| 16   | T2080 GROUND                         |
| 17   | RGMII ETHERNET PORT 1                |
| 18   | ETHERNET PORT CONNECTOR              |
| 19   | SATA3 CONTROLLER                     |
| 20   | SATA3 CONNECTORS                     |
| 21   | USB3 CONTROLLER                      |
| 22   | USB3 CONTROLLER CONNECTORS           |
| 23   | PCIE BRIDGE                          |
| 24   | PCIE CONNECTORS                      |
| 25   | 3G MODEM                             |
| 26   | PCIE BRIDGE POWER                    |
| 27   | MXM PCIE                             |
| 28   | MXM VIDEO OUT                        |
| 29   | I2C WRAPPER                          |
| 30   | AUDIO CODEC USB AND I2S              |
| 31   | AUDIO AMPLIFIER                      |
| 32   | SYSTEM CLOCK GENERATORs              |
| 33   | SYSTEM CLOCK GENERATORs (cont.)      |
| 34   | T2080 CORE POWER CONVERTOR           |
| 35   | SYSTEM POWER CONVERTORs              |
| 36   | SYSTEM POWER CONVERTORs (cont.)      |
| 37   | MAIN POWER                           |
| 38   | BATTERY CHARGER                      |
| 39   | SYSTEM POWER INPUT                   |
| 40   | MECHANICALs                          |
| 41   | CHANGE LIST                          |


| Version Control |         |                             |
|-----------------|---------|-----------------------------|
| Version         | Date    | Modifications               |
| V0.1            | 2018/12 | First release of Schematics |
|                 |         |                             |
|                 |         |                             |
|                 |         |                             |
|                 |         |                             |
|                 |         |                             |

PROTO


|   |                  |                            |        |          |
|---|------------------|----------------------------|--------|----------|
|                    |                  | Project <b>ACB_0001_0</b>  |        |          |
| Creation Date<br>Wednesday, July 10, 2019   | Last modify date | Page title<br>PAGE LISTING |        |          |
| Designed by:  | Controlled by:   | approved by:               |        |          |
| PCB Code  | BOM file         | Sheet 1 of 41              | REV. 0 | Format B |
| Copyright (C) 2018-2019, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2 |                  |                            |        |          |

SYSTEM BLOCK DIAGRAM

PROTO

|   |                  |                              |        |              |
|---|------------------|------------------------------|--------|--------------|
|                    |                  | Project<br><b>ACB_0001_0</b> |        |              |
| Creation Date<br>Wednesday, July 10, 2019   | Last modify date | Page title<br>BLOCK DIAGRAM  |        |              |
| Designed by:  | Controlled by:   | approved by:                 |        |              |
| PCB Code  | BOM file         | Sheet 2 of 41                | REV. 0 | Format<br>A3 |
| Copyright (C) 2018-2019, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2 |                  |                              |        |              |

## T2080 DDR3L MEMORY INTERFACE



## PROTO



Project

ACB\_0001\_0

Creation Date

Saturday, April 20, 2013

|                  |  |
|------------------|--|
| Last modify date |  |
|------------------|--|

Wednesday, July 10, 2019

Page title

DDR3

Designed by:

<Author>

|                |  |
|----------------|--|
| Controlled by: |  |
|----------------|--|

<Cheked by>

|              |  |
|--------------|--|
| approved by: |  |
|--------------|--|

<Approved by>

PCB Code

|  |          |
|--|----------|
|  | BOM file |
|--|----------|

[illegible]



|        |  |
|--------|--|
| Format |  |
|--------|--|

Copyright (C) 2018-2019, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2

# T2080 IFC INTERFACE



```
cfg_rcw_src[0:8]
0_0010_0111: NOR FLASH BOOT
0_0100_0000: SD CARD BOOT
0_0100_0101: SPI BOOT
1_0001_1001: NAND FLASH BOOT
```



## PROTO



## Project

**ACB\_0001\_0**

Creation Date

Wednesday, July 10, 2019

Last modify date

Page title

IFC

Designed by:

Controlled by:

approved by:

PCB Code


## BOM file

---


|        |  |
|--------|--|
| Format |  |
|--------|--|

Copyright (C) 2018-2019, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2


T2080 NOR and NAND FLASH INTERFACE




PROTO

|   |                              |                     |           |
|---|------------------------------|---------------------|-----------|
|                    | Project<br><b>ACB_0001_0</b> |                     |           |
| Creation Date<br>Wednesday, July 10, 2019   | Last modify date             | Page title<br>FLASH |           |
| Designed by:  | Controlled by:               | approved by:        |           |
| PCB Code  | BOM file                     | Sheet 5 of 41       | REV. 0    |
|   |                              |                     | Format A3 |
| Copyright (C) 2018-2019, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2 |                              |                     |           |

# T2080 SPI FLASH and SDHC INTERFACE




PROTO

|   |                  |                           |        |
|---|------------------|---------------------------|--------|
|                    |                  | Project <b>ACB_0001_0</b> |        |
| Creation Date<br>Wednesday, July 10, 2019   | Last modify date | Page title<br>SPI&SDHC    |        |
| Designed by:  | Controlled by:   | approved by:              |        |
| PCB Code  | BOM file         | Sheet 6 of 41             | REV. 0 |
| Copyright (C) 2018-2019, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2 |                  |                           |        |



## T2080 SYSTEM LOGIC INTERFACE




Project **ACB\_0001\_0**


|   |                  |                   |        |           |
|---|------------------|-------------------|--------|-----------|
| Creation Date<br>Wednesday, July 10, 2019 | Last modify date | Page title<br>SYS |        |           |
| Designed by:                              | Controlled by:   | approved by:      |        |           |
| PCB Code                                  | BOM file         | Sheet 7 of 41     | REV. 0 | Format A3 |

Copyright (C) 2018-2019, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2

# T2080 ETHERNET and SERDES INTERFACE




PROTO

|   |                  |                           |        |
|---|------------------|---------------------------|--------|
|                    |                  | Project <b>ACB_0001_0</b> |        |
| Creation Date   | Last modify date | Page title<br>EC&SD       |        |
| Designed by:<br>Wednesday, July 10, 2019  | Controlled by:   | approved by:              |        |
| PCB Code  | BOM file         | Sheet 8 of 41             | REV. 0 |
| Copyright (C) 2018-2019, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2 |                  |                           |        |



## T2080 USB INTERFACE




## PROTO




Project **ACB\_0001\_0**

|  |                  |                   |        |           |
|--|------------------|-------------------|--------|-----------|
| Creation Date                            | Last modify date | Page title<br>USB |        |           |
| Designed by:<br>Wednesday, July 10, 2019 | Controlled by:   | approved by:      |        |           |
| PCB Code                                 | BOM file         | Sheet 9 of 41     | REV. 0 | Format A3 |

Copyright (C) 2018-2019, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2




PROTO

|   |                  |                           |        |           |
|---|------------------|---------------------------|--------|-----------|
|  |                  | Project <b>ACB_0001_0</b> |        |           |
| Creation Date<br>Wednesday, July 10, 2019   | Last modify date | Page title<br>KEYBOARD    |        |           |
| Designed by:  | Controlled by:   | approved by:              |        |           |
| PCB Code  | BOM file         | Sheet 10of 41             | REV. 0 | Format A3 |



## T2080 DUART and I2C DEVICE INTERFACE



## PROTO



Project

**ACB\_0001\_0**

Creation Date

Wednesday, July 10, 2019

|  |                  |
|--|------------------|
|  | Last modify date |
|--|------------------|

Page title

UART&amp;I2C

Designed by:

|                |  |
|----------------|--|
| Controlled by: |  |
|----------------|--|

|              |  |
|--------------|--|
| approved by: |  |
|--------------|--|


PCB Code

|  |          |
|--|----------|
|  | BOM file |
|--|----------|


[illegible]

|        |  |
|--------|--|
| Format |  |
|--------|--|

Copyright (C) 2018-2019, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2




PROTO

|   |                  |                           |        |           |
|---|------------------|---------------------------|--------|-----------|
|  |                  | Project <b>ACB_0001_0</b> |        |           |
| Creation Date<br>Wednesday, July 10, 2019   | Last modify date | Page title<br>WRAPPER     |        |           |
| Designed by:  | Controlled by:   | approved by:              |        |           |
| PCB Code  | BOM file         | Sheet 13of 41             | REV. 0 | Format A3 |

Copyright (C) 2018-2019, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2


T2080 POWER SUPPLY




|   |                  |                           |        |           |
|---|------------------|---------------------------|--------|-----------|
| PROTO   |                  | Project <b>ACB_0001_0</b> |        |           |
| Creation Date<br>Wednesday, July 10, 2019   | Last modify date | Page title<br>PROC PWR1   |        |           |
| Designed by:  | Controlled by:   | approved by:              |        |           |
| PCB Code  | BOM file         | Sheet 14of 41             | REV. 0 | Format A3 |
| Copyright (C) 2018-2019, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2 |                  |                           |        |           |



|   |   |   |   |   |
|---|---|---|---|---|
| 1 | 2 | 3 | 4 | 5 |
|---|---|---|---|---|





PROTO



Copyright (C) 2018-2019, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2

T2080 GROUND



PROTO



Project

ACB\_0001\_0

Creation Date

Wednesday, July 10, 2019

Last modify date

Page title

PROC GND

Designed by:

Controlled by:

approved by:

PCB Code


BOM file

Sheet 6 of 41

REV. 0

Format

A3



Strapping Pins

DVDDH

R222 10K

RXD3

R227 1K

MODE3

DVDDH

R223 10K

RXD2

R228 1K

MODE2

DVDDH

R224 10K

RXD1

R229 1K

MODE1

DVDDH

R225 10K

RXD0

R230 1K

MODE0

| MODE[3:0] | Description     |
|-----------|-----------------|
| 0000      | reserved        |
| 0001      | reserved        |
| 0010      | reserved        |
| 0011      | reserved        |
| 0100      | NAND Tree mode  |
| 0101      | reserved        |
| 0110      | reserved        |
| 0111      | Chip Power Down |

| MODE[3:0] | Description   |
|-----------|---|
| 1000      | reserved  |
| 1001      | reserved  |
| 1010      | reserved  |
| 1011      | reserved  |
| 1100      | Advertise 1000BT full-duplex only (RGMII)                     |
| 1101      | Advertise 1000BT full- and half-duplex only (RGMII)           |
| 1110      | Advertise all capabilities, except 1000BT half-duplex (RGMII) |
| 1111      | Advertise all capabilities (RGMII)                            |

Strapping Pin

Single LED Mode

LED MODE

DVDDH



CLK125\_NDO

Single LED Mode

| Pin  | Description  |
|------|--|
| LED2 | 1 : Link off<br>0 : Link on (any speed), solid color |
| LED1 | Blinking : Activity (RX, TX)                         |

Strapping Pins

DVDDH

R231 10K

RX\_DV

R235 1K

CLK125\_EN

0 = DISABLE

1 = ENABLE

DVDDH

R232 10K

RX\_CLK

PHYAD2

DVDDH

R233 10K

LED2

R237 1K

PHYAD1

DVDDH


R234 10K

LED1

R238 1K

PHYAD0

PROTO

 Power Progress Community

Project

ACB\_0001\_0

Creation Date

Friday, August 17, 2018

Last modify date

Wednesday, July 10, 2019

Page title

EC1 PHY

Designed by:

<Author>

Controlled by:

<Checked by>

approved by:

<Approved by>

PCB Code

BOM file

Sheet 17 of 41



REV. 0

Format


A2

Copyright (C) 2018-2019, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2


# Gigabit Ethernet




# Led Ethernet Buffer




PROTO












|   |  |                          |  |                |        |
|---|--|--------------------------|--|----------------|--------|
|                    |  | Project                  |  |                |        |
|   |  | ACB_0001_0               |  |                |        |
| Creation Date   |  | Last modify date         |  | Page title     |        |
| Friday, August 17, 2018   |  | Wednesday, July 10, 2019 |  | ETHERNET CONN  |        |
| Designed by:  |  | Controlled by:           |  | approved by:   |        |
| <Author>  |  | <Cheked by>              |  | <Approved by>  |        |
| PCB Code  |  | BOM file                 |  | Sheet 18 of 41 | REV. 0 |
|   |  |                          |  | Format         | A4     |
| Copyright (C) 2018-2019, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2 |  |                          |  |                |        |

**MagniPlus -SATA Interface**

[illegible][illegible]










**Note:**

1. Every Power trace (3.3V\_Dual, 1.05V, A3.3V, 3.3V, 3.3VAUX, 12V, 5V, VCCCH1-4) should be broad.
2. 2nd layer of this entire circuit should be grounded.
3. Every high speed signal trace (USB SS/HS, PCI Express) should be wired as shortly as possible.
4. Capacitors C100-116 should be located next to U1, and connected to GND tightly -- by tracing shortly and broadly.
5. For signal traces, routing priority is as follows:  
USB SS > PCI Express > (SATA) > USB HS > (DDR > Ether > PCI, PATA > Other legacy)
6. At any crossing for every trace except ground, sufficient area of ground plane between each other should be put.
7. Follow the basic of transmission trace pair when routing any signal trace.
  - > Remove any impairment or discontinuity.
  - > Keep same length by each other.
  - > Keep same width and spacing.
8. The differential impedance of nominal value is as follows.
  - > USB 3.0 / 2.0 --- 90ohm
  - > PCI express Gen 1.(2.5GT/s) --- 100ohm
  - > PCI express Gen 2.(5GT/s) --- 85ohmPCB trace impedance would be a non-continues value by its design rules. The differential impedance adopt the nearest value that can be manufactured at PCB For more information please refer to 'USB3.0 Board Design Guide' in design kit.

|   |                          |                  |              |
|---|--------------------------|------------------|--------------|
| PROTO   |                          | Project          |              |
|                    |                          | ACB_0001_0       |              |
| Creation Date   | Wednesday, July 10, 2019 | Last modify date | Page title   |
| Designed by:  |                          | Controlled by:   | approved by: |
| PCB Code  | BOM file                 | Sheet 21 of 41   | REV. 0       |
| Copyright (C) 2018-2019, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2 |                          | Format A2        |              |



PROTO

|   |  |                           |  |                          |
|---|--|---------------------------|--|--------------------------|
|                    |  | Project <b>ACB_0001_0</b> |  |                          |
| Creation Date<br>Wednesday, July 10, 2019   |  | Last modify date          |  | Page title<br>USB3 PORTS |
| Designed by:  |  | Controlled by:            |  | approved by:             |
| PCB Code  |  | BOM file                  |  | Sheet 22of 41            |
|   |  | REV. 0                    |  | Format A3                |
| Copyright (C) 2018-2019, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2 |  |                           |  |                          |




A


B

C



D




PROTO



|   |  |                          |                 |           |
|---|--|--------------------------|-----------------|-----------|
|  |  | Project                  |                 |           |
|   |  | ACB_0001_0               |                 |           |
| Creation Date   |  | Last modify date         | Page title      |           |
| Friday, December 28, 2018   |  | Wednesday, July 10, 2019 | SATA CONTROLLER |           |
| Designed by:  |  | Controlled by:           | approved by:    |           |
| <Author>  |  | <Cheked by>              | <Approved by>   |           |
| PCB Code  |  | BOM file                 | Sheet 24 of 41  | REV. 0    |
|   |  |                          |                 | Format A3 |

Copyright (C) 2018-2019, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2







## 3.3V to 1.0V LDO



## 1.0V Decoupling Capacitors



## 3.3V Decoupling Capacitors





PROTO

|   |                  |                                 |        |           |
|---|------------------|---------------------------------|--------|-----------|
|   |                  | Project <b>ACB_0001_0</b>       |        |           |
| Creation Date<br>Wednesday, July 10, 2019   | Last modify date | Page title<br>PCIE BRIDGE POWER |        |           |
| Designed by:  | Controlled by:   | approved by:                    |        |           |
| PCB Code  | BOM file         | Sheet 26 of 41                  | REV. 0 | Format A3 |
| Copyright (C) 2018-2019, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2 |                  |                                 |        |           |


















PROTO

|   |                  |                           |        |              |
|---|------------------|---------------------------|--------|--------------|
|                    |                  | Project <b>ACB_0001_0</b> |        |              |
| Creation Date<br>Wednesday, July 10, 2019   | Last modify date | Page title<br>I2C WRAP    |        |              |
| Designed by:  | Controlled by:   | approved by:              |        |              |
| PCB Code  | BOM file         | Sheet 29 of 41            | REV. 0 | Format<br>A3 |
| Copyright (C) 2018-2019, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2 |                  |                           |        |              |


## Power Switches



## Codec




## Digital Mics




|   |                          |                           |                |           |
|---|--------------------------|---------------------------|----------------|-----------|
| PROTO   |                          | Project <b>ACB_0001_0</b> |                |           |
| Creation Date   | Wednesday, July 10, 2019 | Last modify date          | Page title     |           |
| Designed by:  |                          | Controlled by:            | approved by:   |           |
| PCB Code  |                          | BOM file                  | Sheet 30 of 41 | Format A2 |
| Copyright (C) 2018-2019, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2 |                          |                           |                |           |


Class D Audio Amplifier




Analog MICs




Speakers Conn.




PROTO

|   |                  |                           |        |
|---|------------------|---------------------------|--------|
|                    |                  | Project <b>ACB_0001_0</b> |        |
| Creation Date<br>Wednesday, July 10, 2019   | Last modify date | Page title<br>AUDIO AMPL  |        |
| Designed by:  | Controlled by:   | approved by:              |        |
| PCB Code  | BOM file         | Sheet 31 of 41            | REV. 0 |
| Format<br>A3  |                  |                           |        |
| Copyright (C) 2018-2019, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2 |                  |                           |        |

SYSTEM CLOCK GENERATORS




PROTO


|   |                  |                           |        |              |
|---|------------------|---------------------------|--------|--------------|
|                    |                  | Project <b>ACB_0001_0</b> |        |              |
| Creation Date<br>Wednesday, July 10, 2019   | Last modify date | Page title<br>CLOCK 1     |        |              |
| Designed by:  | Controlled by:   | approved by:              |        |              |
| PCB Code  | BOM file         | Sheet 32 of 41            | REV. 0 | Format<br>A3 |
| Copyright (C) 2018-2019, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2 |                  |                           |        |              |



SYSTEM CLOCK GENERATORS (cont.)






PROTO

|   |                  |                           |        |              |
|---|------------------|---------------------------|--------|--------------|
|                    |                  | Project <b>ACB_0001_0</b> |        |              |
| Creation Date<br>Wednesday, July 10, 2019   | Last modify date | Page title<br>CLOCK 2     |        |              |
| Designed by:  | Controlled by:   | approved by:              |        |              |
| PCB Code  | BOM file         | Sheet 33 of 41            | REV. 0 | Format<br>A3 |
| Copyright (C) 2018-2019, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2 |                  |                           |        |              |

# T2080 CORE POWER CONVERTOR

For the first programming of the internal flash: VR\_HOT\_EN need to be connected to GND. via short Jumper and CPLD will drive both enables low. (I2C address in this mode 0Ah)




## PROGRAMING CONNECTOR




PROTO









|   |                  |                           |        |
|---|------------------|---------------------------|--------|
|   |                  | Project <b>ACB_0001_0</b> |        |
| Creation Date<br>Wednesday, July 10, 2019   | Last modify date | Page title<br>CORE PWR    |        |
| Designed by:  | Controlled by:   | approved by:              |        |
| PCB Code  | BOM file         | Sheet 34 of 41            | REV. 0 |
| Copyright (C) 2018-2019, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2 |                  |                           |        |

2.2uH(IHLP2525CZER2R2M01): Irms = 8A, Isat = 14A, DCR = 18mohm  
3.3uH(IHLP2525CZER3R3M01): Irms = 6A, Isat = 13.5A, DCR = 28mohm  
4.7uH(IHLP2525CZER4R7M01): Irms = 5.5A, Isat = 10A, DCR = 37mohm





|   |                  |                           |        |              |
|---|------------------|---------------------------|--------|--------------|
|                    |                  | Project <b>ACB_0001_0</b> |        |              |
| Creation Date<br>Wednesday, July 10, 2019   | Last modify date | Page title<br>OTHER PWR1  |        |              |
| Designed by:  | Controlled by:   | approved by:              |        |              |
| PCB Code  | BOM file         | Sheet 35 of 41            | REV. 0 | Format<br>A3 |
| Copyright (C) 2018-2019, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2 |                  |                           |        |              |

## SYSTEM POWER CONVERTORs (cont.)




## PROTO

|   |                  |                           |        |
|---|------------------|---------------------------|--------|
|                    |                  | Project <b>ACB_0001_0</b> |        |
| Creation Date<br>Wednesday, July 10, 2019   | Last modify date | Page title<br>OTHER PWR2  |        |
| Designed by:  | Controlled by:   | approved by:              |        |
| PCB Code  | BOM file         | Sheet 36 of 41            | REV. 0 |
|   |                  | Format<br>A3              |        |
| Copyright (C) 2018-2019, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2 |                  |                           |        |



PROTO

|   |  |                           |  |                          |        |           |
|---|--|---------------------------|--|--------------------------|--------|-----------|
| <br>Power Progress Community |  | Project <b>ACB_0001_0</b> |  |                          |        |           |
| Creation Date<br>Wednesday, July 10, 2019   |  | Last modify date          |  | Page title<br>MAIN POWER |        |           |
| Designed by:  |  | Controlled by:            |  | approved by:             |        |           |
| PCB Code  |  | BOM file                  |  | Sheet 37 of 41           | REV. 0 | Format A3 |
| Copyright (C) 2018-2019, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2           |  |                           |  |                          |        |           |






|   |   |   |   |   |
|---|---|---|---|---|
| 1 | 2 | 3 | 4 | 5 |
|---|---|---|---|---|


|   |   |   |   |   |
|---|---|---|---|---|
| 1 | 2 | 3 | 4 | 5 |
| A |   |   |   | A |
| B |   |   |   | B |
| C |   |   |   | C |
| D |   |   |   | D |

PROTO

|   |                          |                         |        |             |
|---|--------------------------|-------------------------|--------|-------------|
|                    | Project <b>T2080PCle</b> |                         |        |             |
| Creation Date<br>Wednesday, July 10, 2019   | Last modify date         | Page title<br>MECANICAL |        |             |
| Designed by:  | Controlled by:           | approved by:            |        |             |
| PCB Code  | BOM file                 | Sheet of                | REV. 0 | Format<br>B |
| Copyright (C) 2018-2019, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2 |                          |                         |        |             |

CHANGE LIST

PROTO

|   |                           |                           |        |             |
|---|---------------------------|---------------------------|--------|-------------|
|                    | Project <b>ACB_0001_0</b> |                           |        |             |
| Creation Date<br>Wednesday, July 10, 2019   | Last modify date          | Page title<br>CHANGE LIST |        |             |
| Designed by:  | Controlled by:            | approved by:              |        |             |
| PCB Code  | BOM file                  | Sheet 41 of 41            | REV. 0 | Format<br>B |
| Copyright (C) 2018-2019, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2 |                           |                           |        |             |