Page Description


Page	e Description
1	SCHEMATIC PAGE LISTING
2	SYSTEM BLOCK DIAGRAM
3	T2080 FIRST BANK DDR3L INTERFACE
4	T2080 SECOND BANK DDR3L INTERFACE
5	T2080 IFC INTERFACE
6	T2080 NOR and NAND FLASH INTERFACE
7	T2080 SPI FLASH and SDHC INTERFACE
8	T2080 SYSTEM LOGIC INTERFACE
9	T2080 ETHERNET and SERDES INTERFACE
10	T2080 USB INTERFACE
11	KEYBOARD INTERFACE
12	KB_LED_AND_LED
13	T2080 DUART and I2C DEVICE INTERFACE
14	CPLD WRAPPER AND IO EXPANDER
15	T2080 POWER SUPPLY
16	T2080 POWER SUPPLY (cont.)
17	T2080 GROUND
18	RGMII ETHERNET PORT 1
19	ETHERNET PORT CONNECTOR
20	SATA3 CONTROLLER
21	SATA3 CONNECTORS
22	USB3 CONTROLLER
23	USB3 CONTROLLER CONNECTORS
24	PCIE BRIDGE
25	PCIE CONNECTORS
26	3G LTE MODEM
27	PCIE BRIDGE POWER
28	MXM PCIE
29	MXM VIDEO OUT
30	I2C WRAPPER
31	AUDIO CMEDIA
32	AUDIO CONNECTORS
33	SYSTEM CLOCK GENERATORs
34	SYSTEM CLOCK GENERATORs (cont.)
35	T2080 CORE POWER CONVERTOR
36	SYSTEM POWER CONVERTORs
37	SYSTEM POWER CONVERTORs (cont.)
38	MAIN POWER
39	BATTERY CHARGER
40	SYSTEM POWER INPUT
41	MECHANICALs
42	CHANGE LIST


PORTATILE PER ACUBE ACB_0001_0


Version Control			
Version	Date	Modifications	
V0.1	2018/12	First release of Schematics	
V0.2	2019/09	Second release of Schematics	


PROTO

Project ACE	3_0001_0
Last modify date	Page title PAGE LISTING
Controlled by:	approved by:
BOM file	Sheet 1 of 42 REV. 0 Format
	Last modify date Controlled by:











Sheet 5 of 42

Copyright (C) 2018-2019, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2

REV. 0

A3








Sheet 7 of 42 REV.0


Copyright (C) 2018-2019, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2


A3

















U1G VCORE **VCORE** VDD1 VDD2 VDD3 VDD4 PS C107 C108 C109 C105 C106 C102 C103 C104 22uF 22uF 22uF 22uF 22uF 22uF VDD4 VDD5 VDD6 VDD7 VDD8 VDD9 VDD10 AB17 AVDD_SD1_PLL1 PLL SERDES (1V35,1V5/0V) C110 C111 C112 C113 C114 C115 C116 C117 0.33 AVDD_SD1_PLL1 AVDD_SD1_PLL2 AVDD_SD2_PLL1 R193 ΔR11 M14 AB14 VDD10 VDD11 VDD12 VDD13 VDD14 VDD15 VDD16 VDD17 VDD18 VDD19 VDD20 1uF 22uF 22uF 22uF 22uF 1uF 1uF AVDD_SD2_PLL2 C118 C119 C120 AVDD_CGA1 N9 N11 N13 N15 N17 4700pF 4.7uF PLL CORE GROUP C121 C122 C123 C124 C125 C126 C127 C128 AVDD_PLAT PLL PLATFORM AVDD_D1 PLL DDR 0.1uF 0.1uF 0.1uF 0.1uF 0.1uF USB_SVDD supply must ramp before or after the USB_HVDD and USB_OVDD supplies have ramped. FR11 C134 C135 C138 G7 USB_SVDD1 BI M18PG121SN1 VDD20 VDD21 VDD22 VDD23 VDD24 VDD25 VDD26 VDD27 VDD28 VDD29 VDD30 VDD31 C137 USB ANALOG (1V0) C129 C130 C131 C132 C133 C136 C141 USB SVDD2 47uF 4700pF 4.7uF C139 C140 C142 C143 0.1uF USB_OVDD1 USB_OVDD2 AVDD SD2 PLL1 FB12 C8 USB_HVDD1 C147 C148 C149 C150 C151 C152 C153 C154 C144 C145 C146 BLM18PG121SN1 USB_HVDD2 0.1uF 0.1uF 0.1uF 0.1uF 4700pF 4.7uF C155 C156 C157 C158 47uF C159 2.2uF 3000pF 0.1uF 0.1uF 1<u>V3</u>5 VDD31 VDD32 VDD33 VDD34 VDD35 VDD36 C160 C161 C162 C163 C164 C165 C166 C167 FB13 0.1uF 0.1uF 0.1uF 0.1uF 0.1uF C168 C169 C170 BLM18PG121SN1 VDD37 VDD38 4700pF 4.7uF C177 C178 C181 47uF C182 C183 C171 C172 C173 C174 C175 C176 C179 C180 VDD39 VDD40 2.2uF 3000pF 0.1uF × F8 TH_TPA 0.1uF 0.1uF 0.1uF 0.1uF 0.1uF 0.1uF 0.1uF 0.1uF VDD40 VDD41 VDD42 R197 _AVDD_CGA1 VDD42 VDD43 VDD44 VDD45 VDD46 VDD47 VDD48 VDD49 C190 C191 C192 C184 C185 C186 C187 C188 C189 C193 C194 10uF 1uF 0.22uF G20 H21 FA_ANALOG_PIN 0.1uF 0.1uF 0.1uF 0.1uF FA_ANALOG_G_V R200 5.1 VDD50 VDD51 C195 C196 C197 C198 C199 C200 C201 C202 C203 C204 C205 VDD52 VDD53 0.22uF VDD54 VDD55 VDD56 R201 W17 W19 C206 C207 C208 C209 C210 C211 C212 C216 VDD57 VDD58 C213 C214 C215 0.1uF 0.1uF 0.1uF 0.1uF 0.1uF 0.1uF 0.1uF VDD59 VDD60 10uF 1uF 0.22uF C217 C218 R202 5.1 SENSEVDD SENSEGND SENSEVDD SENSEGND C219 C220 C221 0.1uF 0.1uF 0.22uF T2080 10uF 1uF ÷ 荢

PP

Saturday, September 28, 2019

Creation Date

Designed by:

PCB Code

ACB_0001_0

Page title

approved by:

Sheet 15of 42

PROC PWR1

REV. 0

ormat

A3


Last modify date

Controlled by:


Copyright (C) 2018-2019, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2

BOM file

T2080 POWER SUPPLY







Creation Date Saturday, September 28, 2019 DIPO Power Progress Community Project Last modify date ACB 000 ĭ

Ö

PROC GND Format A3

REV. 0

Sheet 17

of 42

PCB Code


BOM file

Designed by:


Controlled by:


approved by:

Copyright (C) 2018-2019, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2




Gigabit Ethernet








Led Ethernet Buffer





Power Progress Community	Project AC	Project ACB_0001_0			
Creation Date	Last modify date	Page title			
Friday, August 17, 2018	Saturday, September 28, 201	9 ETHERNET CONN			
Designed by:	Controlled by:	approved by:			
<author></author>	<cheked by=""></cheked>	<approved by=""></approved>			
PCB Code	BOM file	Sheet 19 of 42 REV. 0 Format			









































PROTO


PPS Power Progress Community	Project ACB	_000	1_	0
Creation Date Saturday, September 28, 2019	Last modify date	Page title I2C WRAP		
Designed by:	Controlled by:	approved by:		
PCB Code	BOM file	Sheet 30 of 42	REV. 0	Format A3
Copyright (C) 2018-2019, Power Progress	Community, Hardware Licensee i	s CERN Open Hardw	vare Licence	v1.2











CLOCK 2

REV. 0

Format A3

approved by:

Sheet 34 of 42

Controlled by:


Copyright (C) 2018-2019, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2


BOM file


Designed by:


PCB Code

SYSTEM CLOCK GENERATORs (cont.)









PROTO				
Power Progress Community	Project ACB_0001_0			
Creation Date Saturday, September 28, 2019	Last modify date	Page title MAIN POV	VER	
Designed by:	Controlled by:	approved by:		
PCB Code	BOM file	Sheet 38 of 42	REV. 0	Format A3
Copyright (C) 2018-2019, Power Progress Community, Hardware Licensee is CERN Open Hardware Licensee				v1.2

