54S/74S189 54LS/74LS189

64-BIT RANDOM ACCESS MEMORY

(With 3-State Outputs)


DESCRIPTION — The '189 is a high speed 64-bit RAM organized as a 16-word by 4-bit array. Address inputs are buffered to minimize loading and are fully decoded on-chip. The outputs are 3-state and are in the high impedance state whenever the Chip Select (CS) input is HIGH. The outputs are active only in the Read mode and the output data is the complement of the stored data.

- 3-STATE OUTPUTS FOR DATA BUS APPLICATIONS
- BUFFERED INPUTS MINIMIZE LOADING
- ADDRESS DECODING ON-CHIP
- DIODE CLAMPED INPUTS MINIMIZE RINGING


ORDERING CODE: See Section 9

_	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG TYPE	
PKGS	OUT	$V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ} \text{ C to } +70^{\circ} \text{ C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ}\text{C to} + 125^{\circ}\text{C}$		
Plastic DIP (P)	Α	74S189PC, 74LS189PC		9B	
Ceramic DIP (D)	Α	74S189DC, 74LS189DC	54S189DM, 54LS189DM	6B	
Flatpak (F)	Α	74S189FC, 74LS189FC	54S189FM, 54LS189FM	4L	

CONNECTION DIAGRAM PINOUT A



LOGIC SYMBOL



V_{CC} = Pin 16 GND = Pin 8

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions


PIN NAMES	DESCRIPTION	54/74S (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW
A ₀ — A ₃	Address Inputs	0.63/0.16	0.5/0.013
A ₀ — A ₃ CS WE	Chip Select Input (Active LOW)	0.63/0.16	0.5/0.013
WE	Write Enable Input (Active LOW)	0.63/0.16	0.5/0.013
	Data Inputs	0.63/0.16	0.5/0.013
$\begin{array}{c} D_1 - D_4 \\ \overline{O}_1 - \overline{O}_4 \end{array}$	Inverted Data Outputs	162/10	10/10
		(50)	(5.0)

FUNCTION TABLE

INPUTS CS WE		OPERATION	CONDITION OF OUTPUTS			
L	L	Write	High Impedance			
l ⊾	н	Read	Complement of Stored Data			
ļН	X	Inhibit	High Impedance			

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial

LOGIC DIAGRAM



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL Vol	PARAMETER		54/748		54/74LS		UNITS	CONDITIONS
	TANAMETEN	Min	Max	Min	Max	00	CONDITIONS	
	Output LOW Voltage	XM		0.5 0.45		0.4 0.5	V	V _{CC} = Min I _{OL} = 16 mA ('S189) I _{OL} = 8.0 mA (54LS189) I _{OL} = 16 mA (74LS189)
Vон	Output HIGH Voltage	XM		2.4 2.4		2.8 2.8	V	V _{CC} = Min I _{OH} = 2.0 mA (54S189) I _{OH} = 6.5 mA (74S189) I _{OH} = 0.4 mA ('LS189)
los	Output Short Circuit Current		-30	-100	-8	10°	mA	V _{CC} = Max
lcc	Power Supply Current			110		40	mA	V _{CC} = Max; WE, CS, Gno

Typical Value

AC CHARACTERISTICS	OVER RECOMMENDED Voc AND T	A RANGE (unless otherwise specified)
I AC CHARACTERISTICS	OVER RECOMMENDED VCC AND I	A KANGE (unless otherwise specified)

		54/74S		54/74LS			
SYMBOL	PARAMETER			$C_L = 30 \text{ pF} $ $C_L = 1$ $R_L = 300 \Omega$		UNITS	CONDITIONS
		Min	Max	Min Max			
tPLH tPHL	Access Time, HIGH or LOW, An to On	XM		50 35	37* 37*	ns	Figs. 3-1, 3-20
tpzh tpzl	Access Time, HIGH or LOW, CS to On	XM		32 22	10* 10*	ns	Figs. 3-3, 3-11, 3-12 $R_L = 2 \text{ k}\Omega \text{ ('LS189)}$
tpHZ	Disable Time CS to On	XM XC		25 25			Figs. 3-3, 3-11, 3-12
tPLZ	Disable Time CS to On	XM		25 17		ns	$R_L = 2 k\Omega ('LS189)$ $C_L = 5 pF$
tpzh tpzL	Access Time, HIGH or LOW, WE to On	XM		40 30		ns	Figs. 3-3, 3-11, 3-12 $R_L = 2 \text{ k}\Omega \text{ ('LS189)}$
tenz	Disable Time WE to On	XM		30 20			Figs. 3-3, 3-11, 3-12
tPLZ	Disable Time WE to On	XM		32 20		ns	$R_L = 2 k\Omega ('LS189)$ $C_L = 5 pF$

AC OPERATING REQUIREMENTS OVER RECOMMENDED VCC AND TA RANGE (unless otherwise specified)

SYMBOL	PARAMETER	54/74S	54/74LS	UNITS	CONDITIONS	
		Min Max	Min Max	00		
t _s (H) t _s (L)	Setup Time HIGH or LOW An to WE	0	10°	ns	Fig. 3-21	
t _h (H) t _h (L)	Hold Time HIGH or LOW A _n to WE	0	0, 0,	ns	- 11g. 5-21	
t _s (H) t _s (L)	Setup Time HIGH or LOW D _n to WE	20 20	25* 25*	ns	Fig. 3-13	
th (H) th (L)	Hold Time HIGH or LOW D _n to WE	0	0+ 0+	ns	, ig. 6 16	
t _s (L)	Setup Time LOW CS to WE	0		ns	Fig. 3-14	
t _h (L)	Hold Time LOW CS to WE	0		ns	Fig. 3-13	
t _w (L)	WE Pulse Width LOW	20	25*	ns	Fig. 3-14	

^{*}Typical Value