

# CPE 301: Altera FPGA Tutorial for 5CSEMA5F31C6N


Spring 2019

This tutorial will guide you through the following steps:


1. Creating a new project
2. Adding Source Code
3. Assigning Package Pins to Signals
4. Uploading the Code to the FPGA

## Creating a New Project

1. Open Quartus II from the Start Menu / Desktop




2. File -> New Project Wizard




3. Create your own project folder on the Desktop.

- a. Name it something unique.
  - b. Make sure it is on the local desktop, not on your cloud drive.
  - c. Explicitly place it on the C: drive : (C:\Users\<MY\_USERNAME>\Desktop)
4. Choose the folder you created and name the project gate2.




5. Click Next
6. We don't have any design files to add right now, so click Next



7. Select the correct device:
- a. Family: Cyclone V

b. Device: 5CSEMA5F31C6N



**Family & Device Settings [page 3 of 5]**

Select the family and device you want to target for compilation.  
You can install additional device support with the Install Devices command on the Tools menu.

To determine the version of the Quartus II software in which your target device is supported, refer to the [Device Support List](#) webpage.

**Device family**

Family: **Cyclone V (E/GX/GT/SX/SE/ST)**

Devices: **All**

**Target device**

☐ Auto device selected by the Fitter

☒ Specific device selected in 'Available devices' list

☐ Other: n/a

**Show in 'Available devices' list**

Package: **Any**

Pin count: **Any**

Core Speed grade: **Any**

Name filter:

☒ Show advanced devices


**Available devices:**

Name	Core Voltage	ALMs	User I/Os	GXB Channel PMA	GXB Channel PCS	PCIe (PIPE) Hard II
5CSEMA4U23C6	1.1V	15880	314	0	0	0
5CSEMA4U23C7	1.1V	15880	314	0	0	0
5CSEMA4U23C8	1.1V	15880	314	0	0	0
5CSEMA4U23I7	1.1V	15880	314	0	0	0
5CSEMA5F31A7	1.1V	32070	457	0	0	0
<b>5CSEMA5F31C6</b>	<b>1.1V</b>	<b>32070</b>	<b>457</b>	<b>0</b>	<b>0</b>	<b>0</b>
5CSEMA5F31C7	1.1V	32070	457	0	0	0
5CSEMA5F31C8	1.1V	32070	457	0	0	0
5CSEMA5F31I7	1.1V	32070	457	0	0	0

< Back   Next >   Finish   Cancel   Help

8. Click Next

9. We won't be using these advanced features, so click next.



**EDA Tool Settings [page 4 of 5]**


Specify the other EDA tools used with the Quartus II software to develop your project.

**EDA tools:**


Tool Type	Tool Name	Format(s)	Run Tool Automatically
Design Entry/Synthesis	<None>	<None>	<input type="checkbox"/> Run this tool automatically to synthesize the current design
Simulation	<None>	<None>	<input type="checkbox"/> Run gate-level simulation automatically after compilation
Formal Verification	<None>	<None>	
Board-Level	Timing	<None>	
	Symbol	<None>	
	Signal Integrity	<None>	
	Boundary Scan	<None>	

< Back   Next >   Finish   Cancel   Help

10. Review the project settings, and click finish.




This is the general display of the new project. We've completed setting up our new project.



## Adding new source files

11. Let's add a new source code file to the project: File -> New -> Verilog HDL File  
A blank file with the name Verilog1.v appears.




12. Now save it as gate2.v: File -> Save as


13. Copy this example code into the source file:


```
module gate2 (in_a, in_b, out);
input wire in_a; // declare input variable in_a
input wire in_b; // declare input variable in_a
output wire [5:0] out; // declare out variable out
assign out[5] = in_a&in_b; // AND operation
assign out[4] = ~(in_a&in_b); // NAND operation
assign out[3] = in_a | in_b; // OR operation
assign out[2] = ~(in_a | in_b); // NOR operation
assign out[1] = in_a ^ in_b; // XOR operation
assign out[0] = ~(in_a ^ in_b); // NXOR operation
endmodule
```

Your screen should then look like this:



14. Right-click the source file in the file hierarchy and set the file as the top level entity. (You may need to select “Files” in the project navigator)






15. Double-check that you selected the correct device:

Tool bar -> Assignments -> Devices.: You should see Cyclone V, 5CSEMAF31C6.


**You can also go to the Boards menu and select the DE1-SoC at the bottom of the list.**

16. Start compiling the code:

Tool Bar -> Processing -> Start Compilation



Make sure the module name matches the file name:



The screenshot shows a Verilog code editor window titled 'gates.v'. The code defines a module named 'gates' with two input wires, 'in\_a' and 'in\_b', and an output wire 'out' of size 6 bits. The module implements several logic operations: AND, NAND, OR, NOR, XOR, and NXOR. The code is as follows:

```
1 module gates (in_a, in_b, out);
2   input wire in_a; // declare input variable in_a
3   input wire in_b; // declare input variable in_a
4   output wire [5:0] out; // declare out variable out
5   assign out[5] = in_a & in_b; // AND operation
6   assign out[4] = ~(in_a & in_b); // NAND operation
7   assign out[3] = in_a | in_b; // OR operation
8   assign out[2] = ~(in_a | in_b); // NOR operation
9   assign out[1] = in_a ^ in_b; // XOR operation
10  assign out[0] = ~(in_a ^ in_b); // NXOR operation
11 endmodule
```


The editor interface includes a menu bar (Assignments, Processing, Tools, Window, Help), a toolbar, and a status bar at the bottom showing 'Design UI'.




## Assigning Pins to Signals

17. Assign the pins to the signals.

a) Tool bar -> Assignments -> Pins



b) a new window, "Pin Planner", should appear as below:



*Note: if you don't see the bottom window, go to View ->All Pins List from the Pin Planner window.*

*Here are the pin assignments you'll need as provided by Quartus:*

*LED Pins:*

<i>Signal Name</i>	<i>FPGA Pin No.</i>	<i>Description</i>	<i>I/O Standard</i>
LEDR[0]	PIN_V16	LED [0]	3.3V
LEDR[1]	PIN_W16	LED [1]	3.3V
LEDR[2]	PIN_V17	LED [2]	3.3V
LEDR[3]	PIN_V18	LED [3]	3.3V
LEDR[4]	PIN_W17	LED [4]	3.3V
LEDR[5]	PIN_W19	LED [5]	3.3V
LEDR[6]	PIN_Y19	LED [6]	3.3V
LEDR[7]	PIN_W20	LED [7]	3.3V
LEDR[8]	PIN_W21	LED [8]	3.3V
LEDR[9]	PIN_Y21	LED [9]	3.3V

*Slide Switch Pins:*

<i>Signal Name</i>	<i>FPGA Pin No.</i>	<i>Description</i>	<i>I/O Standard</i>
SW[0]	PIN_AB12	Slide Switch[0]	3.3V
SW[1]	PIN_AC12	Slide Switch[1]	3.3V
SW[2]	PIN_AF9	Slide Switch[2]	3.3V
SW[3]	PIN_AF10	Slide Switch[3]	3.3V
SW[4]	PIN_AD11	Slide Switch[4]	3.3V
SW[5]	PIN_AD12	Slide Switch[5]	3.3V
SW[6]	PIN_AE11	Slide Switch[6]	3.3V
SW[7]	PIN_AC9	Slide Switch[7]	3.3V
SW[8]	PIN_AD10	Slide Switch[8]	3.3V
SW[9]	PIN_AE12	Slide Switch[9]	3.3V

*Push Button Pins:*


<i>Signal Name</i>	<i>FPGA Pin No.</i>	<i>Description</i>	<i>I/O Standard</i>
KEY[0]	PIN_AA14	Push-button[0]	3.3V
KEY[1]	PIN_AA15	Push-button[1]	3.3V
KEY[2]	PIN_W15	Push-button[2]	3.3V
KEY[3]	PIN_Y16	Push-button[3]	3.3V

*7 Segment Pins:*




## Uploading Code to the Board

20. Compile the code again by going to Processing ->Start Compilation. The Message window should look like this when compilation is successful.



21. Go to Tools ->Programmer, a new window appears:




22. Check if the Hardware Setup section is USB-Blaster. If not, install the USB driver as follow:

- Go to device manager, select Other Devices and select the USB-Blaster -> Update Driver Software -> Browse my computer for driver software.
- Point to the folder: C:\altera\91sp2\quartus\drivers\usb-blaster where C:\altera is the


installation folder of Quartus.

c. Click Next -> Done.


d. If the driver is successfully installed, you should be able to select USB-Blaster in Hardware Setup.




23. Select the Correct Device



24. Add the programming file, by clicking “Add File”




25. Add the "gates.sof" file



26. Remove any file listings which may have been added by default, they will not have 5CSMA5F31 in the Device column.
27. Click Start





We have programmed the FPGA, verify that the code we programmed is working as expected.