



Design Office

FIQ51-1

TE/MPE/EM Electronic Modules

PCB Fabrication Specification

Designation					
Number	EDA-02319-V3				
Title	TTC_FMC	Date:	13-Jul-2012		
Customer	Paschalis Vichoudis				
Contact	electronics-design-office@cern.ch	Etude/Design:	P. Vulliez		

External Size (mm):	76.5mm	Х	69.0mm		•	Thickness [mm]:	1.6
PCB type :	М	lultilaye	ers	4	Layers	Panel:	YES *
	Finish	ed C	opper Th	ickr	nesses Req	uirements	
External Layers [µm]:	Finish	ed C 35µ	opper Th		nesses Req Internal Layers		35µ

Board Finish Requirements					
Silkscreen On Top:	YES	Silkscreen On Bottom:	YES		
Silkscreen Colour:	White				
Soldermask On Top:	YES	Soldermask On Bottom:	YES		
Soldermask Colour:	Green				
Surface Finish: ENIG - Electroless Nickel / Immersion Gold according to IPC-4552					
Thicknesses: Ni: 3µm min - 6µm max / Au: 0.05µm min - 0.125µm max					

Additional Information				
Minimun Track Width:	0.100mm	Minimum Track/Pad Clearance:	0.100mm	
Minimum Hole Diameter:	0.30mm	Wedge Aluminium Wire Bonding:	NO	
Buried Holes:	NO	Blind Holes:	NO	
		Filled and Capped Vias:	YES **/*	
Press-Fit Through Holes:	YES	Card Edge Connector:	NO	
Specified Stackup:	YES *	Controlled Impedance:	YES *	
Electrical Test:	YES	Test Coupons Required:	YES	

^{* =} Voir/See http://edms.cern.ch/nav/EDA-02319-V3-0 -> Manufacturing -> EDA-02319-V3_mfg.pdf

Laminate And Copper Foils Requirements

Base material, when used, shall be flame retardant rated **UL 94V-0** laminate glass fiber epoxy and conform to L94 according to **IPC-4101/94**. Copper shall be **type H** with pits and dent, **class B**. When procuring base material the following are required: minimum **TG 150°C**, minimum **TD(5%) 350°C**, minimum **T-288 35min**, maximum Z-axis thermal expansion coefficient above **TG 280PPM/°C** (alternatively Z-axis thermal expansion coefficient between 50-260°C of **3.5%** maximum is acceptable)

Prepreg material shall conform to P94 according to **IPC-4101/94** and be subjected to the same requirement set forth for the laminate base material

All internal layer copper foils shall conform to IPC-4562/3 CU-E3, class 2





Design Office

FIQ51-1

TE/MPE/EM Electronic Modules

Additional Plating Requirements

Finished external layers and plated through holes plating shall be 25µm.

The copper plating shall be performed with plating chemistries/processes commensurate with the maximum aspect ratio plated hole in the board. The aspect ratio is defined as the ratio of the board thickness divided by the smallest drilled hole diameter on the board.

The quality of the copper plating shall be verified according to **IPC-TM-650**, **2.4.18.1** as to tensile strength and according to **IPC-TM-650**, **2.4.2.1** as to ductility.

Thieving may be added outside the circuit board border to compensate for high density areas on the board. For thieving within the borders of the circuit board approval is required.

Vias/Through Holes Requirements

Non functional lands shall not be removed on layers 1, 2, 3, N-2, N-1 and N. Other non functional lands may be removed as long as no removal on adjacent layers occurs.

Negative etchback is not allowed. Positive etchback is permissible to 0.2mils maximum.

All holes are located on the basic modular grid system. All holes shall be located within a 3-mils-diameter of true position. Drilling should be according to **IPC-DR-572**. Unless otherwise specified, all holes are to be plugged and/or tented as per **IPC-4761**, outside surface to be flat.

Via holes are specified as to drilled hole size; for these holes the finished hole size is for reference only Holes receiving component leads or pins are specified as to finished hole size; for these holes the drilled hole size is for reference only. **Holes Cap plating shall be in accordance to **IPC6012C-3.6.2.11.2** Fig 3.16 and table 3-10 Class 3: Copper thickness min 12µ. Dimples over resin filling max 50µ. Bumps/protrusion over resin filling max 50µ.

Additional Board Finish Requirements

Solder mask over bare copper according to **IPC-SM-840**, class H. All fiducials, lands and holes, except vias, shall be free of solder mask material.

Silkscreen shall be with permanent, organic, non-conductive and RoHS compliant ink. Silkscreen ink must be capable to withstand peak temperatures of 260-270°C for a duration of 60 seconds and at least 3-4 cycles without discoloration.

An identification marking shall be applied on the PCB. It shall contain the PCB manufacturer logo, UL marking, date-code and surface finish according to **J-STD-609**. Marking shall be applied on silkscreen and located in the indicated area near the TS-DEM logo.

Additional Quality Control Requirements

The printed wiring board, and test coupon when used in lieu of a production board, shall be according to IPC-2221 and IPC-2222, type 3, class2. Date code and PCB manufacturer logo shall be present on test coupons for traceability.

Acceptance of finished printed boards shall be in accordance with IPC-A-600, class 3.

Fabrication and inspection shall be according to IPC-6011 and IPC-6012, class 3.

The maximum allowable bow and twist shall be 0.75%.

All quality controls shall be performed per IPC-TM-650 procedures and per IPC-4552.

Packing Requirements

Boards shall be wrapped in sulfur-free neutral PH wrapping paper and shipped in vacuum-sealed anti-static bags.

A humidity indicator and desiccant may be inserted in the bags.

Quality Documentation To Be Delivered

A certificate of conformity shall be delivered with the PCB's. It shall declare all material used (laminate exact type, soldermask, silkscreen, etc) and their respective lot numbers.