




MAX CURRENTS PER RAILS
P3V3: 3 A
P1V3: 1 A
VADJ: 4 A

VADJ TO DRIVE 2.5V RAIL

F1
BOURNS
SF-0603S300-2
SMD
150

BOM_IGNORE
DNF


BOM_IGNORE
DNF

J40
MTLW-104-07-L-S-250


POWER LINE TEST POINTS

USE DDR REGULATOR FOR
PECL TERMINATION RAIL
(SINK CURRENT)


PROJECT:		pc065d_fibv2b_toplevel	
PARTICLE PHYSICS UNIVERSITY OF BRISTOL H. H. WILLS PHYSICS LABORATORY TYNDALL AVENUE, BS8 1TL BRISTOL, UK	REVISION:	3	DATE MODIFIED: 2/March/2026
	DESIGNED BY:	P. Baesso, D. Cussans, M. Alcorn	size: 430mm sheet: 2 / 31
	POWER		








PROJECT: pc065d_fibv2b_toplevel		
PARTICLE PHYSICS UNIVERSITY OF BRISTOL H. H. WILLS PHYSICS LABORATORY TYNDALL AVENUE, BS8 1TL BRISTOL, UK	REVISION: 3	DATE MODIFIED: 2/March/2026
	DESIGNED BY: P. Baesso, D. Cussans, M. Alcorn	SIZE: 5 / 31
	SFP_INTERFACE_0:3	



PROJECT: pc065d_fibv2b_toplevel		
PARTICLE PHYSICS UNIVERSITY OF BRISTOL H. H. WILLS PHYSICS LABORATORY TYNDALL AVENUE, BS8 1TL BRISTOL, UK	REVISION: 3	DATE MODIFIED: 2/March/2026
	DESIGNED BY: P. Baesso, D. Cussans, M. Alcorn	SIZE: 6 / 31
	SFP_INTERFACE_4:7	




DC-BLOCK AND 1:10 DIVIDER
TO ALLOW EASY CLOCK MONITORING
WITH 50-OHM INPUT 'SCOPE


LVDS CLOCK FANOUT
DRIVE EITHER FROM FPGA CARRIER
(VIA FMC) OR FROM
250MHZ OSCILLATOR


ONLY BIT 1 USED ON THIS SHEET


POLARITY SWAPPED FOR ROUTING

PROJECT:		pc065d_fibv2b_toplevel	
PARTICLE PHYSICS UNIVERSITY OF BRISTOL H. H. WILLS PHYSICS LABORATORY TYNDALL AVENUE, BS8 1TL BRISTOL, UK	REVISION:	3	DATE MODIFIED: 2/March/2026
	DESIGNED BY:	P. Baesso, D. Cussans, M. Alcorn	SIZE: 7 / 31
	CLOCK		












PROJECT:		i2c_level_translate	
PARTICLE PHYSICS UNIVERSITY OF BRISTOL H. H. WILLS PHYSICS LABORATORY TYNDALL AVENUE, BS8 1TL BRISTOL, UK	REVISION:	3	DATE MODIFIED: 2/March/2026
	DESIGNED BY:	P. Baesso, D. Cussans, M. Alcorn	
	I2C LEVEL TRANSLATOR		
		SIZE: A3	PLT: 20 / 31







PROJECT:		i2c_level_translate	
PARTICLE PHYSICS UNIVERSITY OF BRISTOL H. H. WILLS PHYSICS LABORATORY TYNDALL AVENUE, BS8 1TL BRISTOL, UK	REVISION:	3	DATE MODIFIED: 2/March/2026
	DESIGNED BY:	P. Baesso, D. Cussans, M. Alcorn	Size: 22 / 31
	I2C LEVEL TRANSLATOR		




PROJECT:		i2c_level_translate	
PARTICLE PHYSICS UNIVERSITY OF BRISTOL H. H. WILLS PHYSICS LABORATORY TYNDALL AVENUE, BS8 1TL BRISTOL, UK	REVISION:	3	DATE MODIFIED: 2/March/2026
	DESIGNED BY:	P. Baesso, D. Cussans, M. Alcorn	Size: 23 / 31
	I2C LEVEL TRANSLATOR		




PROJECT:		i2c_level_translate	
PARTICLE PHYSICS UNIVERSITY OF BRISTOL H. H. WILLS PHYSICS LABORATORY TYNDALL AVENUE, BS8 1TL BRISTOL, UK	REVISION:	3	DATE MODIFIED: 2/March/2026
	DESIGNED BY:	P. Baesso, D. Cussans, M. Alcorn	Size: A3 Title: 24 / 31
	I2C LEVEL TRANSLATOR		




PROJECT: i2c_level_translate		DATE MODIFIED: 2/March/2026
PARTICLE PHYSICS UNIVERSITY OF BRISTOL H. H. WILLS PHYSICS LABORATORY TYNDALL AVENUE, BS8 1TL BRISTOL, UK	REVISION: 3	DESIGNED BY: P. Baesso, D. Cussans, M. Alcorn
	I2C LEVEL TRANSLATOR	





PROJECT: i2c_level_translate		
PARTICLE PHYSICS UNIVERSITY OF BRISTOL H. H. WILLS PHYSICS LABORATORY TYNDALL AVENUE, BS8 1TL BRISTOL, UK	REVISION: 3	DATE MODIFIED: 2/March/2026
	DESIGNED BY: P. Baesso, D. Cussans, M. Alcorn	SIZE: A3 PAGE: 26 / 31
	I2C LEVEL TRANSLATOR	



PROJECT: i2c_level_translate		
PARTICLE PHYSICS UNIVERSITY OF BRISTOL H. H. WILLS PHYSICS LABORATORY TYNDALL AVENUE, BS8 1TL BRISTOL, UK	REVISION: 3	DATE MODIFIED: 2/March/2026
	DESIGNED BY: P. Baesso, D. Cussans, M. Alcorn	SIZE: 27 / 31
	I2C LEVEL TRANSLATOR	







PROJECT: fmc_hpc_generic		
PARTICLE PHYSICS UNIVERSITY OF BRISTOL H. H. WILLS PHYSICS LABORATORY TYNDALL AVENUE, BS8 1TL BRISTOL, UK	REVISION: 3	DATE MODIFIED: 2/March/2026
	DESIGNED BY: P. Baesso, D. Cussans, M. Alcorn	SIZE: 30 / 31
	FMC HPC CDGH	

