





Project file: pc053a_toplevel.cpm		SYSTEM: Cadence SPB16.3	
EDA-02319-V3-1		PROJECT: TTC_FMC	
European Organization for Nuclear Research 1211 GENEVA 23 SWITZERLAND		MODULE: pc053a_toplevel	Sheet: 1/4 / 1/4
Design by: P. VICHOUDIS		LAST_MODIFIED=Fri Jul 29 19:43:21 2016	Project: 1/4
PCB by: D.Lotte		DATE: 13/07/2012	







VCCB=CVCC; VCCA=P3V3
TSSOP



B->A WHEN DIR=0





When C is L, Y is B
When C is H, Y is P




DEFAULTS (PULL UP/DOWN RESISTORS)

S10:S11
0 : 1 : 1Y/Z <= CLK40 DIV
S20:S21
1 : 1 : 2Y/Z <= CLK160
S30:S31
1 : 1 : 3Y/Z <= CLK160
S40:S41
0 : X : 4Y/Z <= CLK40 DIV WHEN CDR OK ELSE XTAL40



B->A WHEN DIR=0



B->A WHEN DIR=0

Project file: pc053a_toplevel.cpm SYSTEM: Cadence SPB16.3


EDA-02319-V3-1

PROJECT: TTC_FMC

MODULE: pc053a_toplevel Sheet: 3/4 Project: 3/4

LAST_MODIFIED=Fri Jul 29 19:34:26 2016

Design by: P. VICHOUIS PCB by: D.Lotte DATE: 13/07/2012



CLOCK GENERATOR WILL REPLACE CLOCK FANOUT/DIVIDER IC10 , IC11

Fr 1 Jul 29 19:51:58 2016

ISSUE

DATE

MOD NO.

DRN BY.

CHKD.

APPD.

STATUS

USED ON

©UOB-HEP 20

UOB-HEP

UNIVERSITY OF BRISTOL

HIGH ENERGY PHYSICS GROUP

H.H.WILLS PHYSICS LAB, TYNDALL AVE, BRISTOL, BS8 1TL.

TITLE

uob_hep_pc05.3a_1 i b

MODULE:

pc05.3a_top level

A2

MODULE PAGE: 4 OF 4

OVERALL PAGE: 4 OF 4

TOTAL NO. OF SHEETS