






| Table of Contents | |
|-------------------|-------------------------------------|
| 1 | Top Sheet |
| 2 | Hermaphroditic Mezzanine Connectors |
| 3 | FPGA Banks 13 + 14 |
| 4 | FPGA Banks 15 + 16 |
| 5 | FPGA Banks 34 + 35 [DDR] |
| 6 | FPGA Bank 0 + MGT + FLASH |
| 7 | FPGA VCC + GND |
| 8 | Regulators |

| | | |
|-------------|----------------------------|---|
| 3V3_MB_FILT | 3V3 filtered from MIB (MB) | |
| 3V3_MB | 3V3_VCCO | 3V3 from MIB (MB) Above switched to VCCO |
| 2V5_MB | 2V5_VCCO | 2V5 from MIB (MB) Above switched to VCCO |
| 1V8 | 1V8 for VCCAUX | |
| 1V2 | 1V2 for MGTAVTT | |
| 1V0 | 1V0 for Core + MGTAVCC | |
| GND | System GND/0V rail | |

| | | | | | |
|---------------------------|----------|---|------|----------------|--|
| DRAFTER | DATE | <div><div>UNIVERSITY OF OXFORD</div><div>Department of Physics, Central Electronics Group Denys Wilkinson Building Keble Road Oxford OX1 3RH United Kingdom</div></div> | | | |
| Peter Hastings | 06/02/23 | | | | |
| CHECKER | DATE | | | | |
| Roy Wastie, David Cussans | xx/xx/xx | TITLE | | | |
| ENGINEER | DATE | MIB_FPGA_Module | | | |
| Peter Hastings | 06/02/23 | | | | |
| APPROVAL | DATE | | SIZE | DRAWING NUMBER | |
| TBD | xx/xx/xx | | | | |
| APPROVAL | DATE | PPP/DUN/DAQ/004 | | | |
| TBD | xx/xx/xx | Top Sheet | | | |
| | | DATE | | SHEET | |
| | | 31/03/2023:07:51 | | 1 OF 8 | |



| | | | |
|---|---|-----------------------------|---|
|  | Department of Physics, Central Electronics Group Denys Wilkinson Building Keble Road Oxford OX1 3RH United Kingdom | SIZE <h1>A2</h1> | DRAWING NUMBER <h1>PPP/DUN/DAQ/004</h1> Hermaphroditic Mezzanine Connectors |
| REV | DATE 04/04/2023:15:09 | SHEET 2 OF 8 | |



Department of Physics, Central Electronics Group
Denys Wilkinson Building
Keble Road
Oxford
OX1 3RH
United Kingdom


SIZE

A3

DRAWING NUMBER

PPP/DUN/DAQ/004

FPGA Banks 13 + 14



Title
MIB_FPGA_Module



Department of Physics, Central Electronics Group
Denys Wilkinson Building
Keble Road
Oxford
OX1 3RH
United Kingdom

| | | |
|-----|------|------------------|
| REV | DATE | 04/04/2023:14:41 |
|-----|------|------------------|

| | |
|-------------------|--|
| SIZE A3 | DRAWING NUMBER PPP/DUN/DAQ/004 FPGA Banks 15 + 16 |
| | SHEET 4 OF 8 |




D

C




B

A


Check if ok for 2V5



Check if ok for 2V5



CLK74M25_0_P
CLK74M25_0_N




D

C

B

A




MIB_FPGA_Module



Department of Physics, Central Electronics Group
Denys Wilkinson Building
Keble Road
Oxford
OX1 3RH
United Kingdom

| SIZE | DRAWING NUMBER |
|---------------------------|-----------------|
| A3 | PPP/DUN/DAQ/004 |
| FPGA Bank 0 + MGT + FLASH | |

| REV | DATE | SHEET | OF | 8 |
|-----|------------------|-------|----|---|
| | 15/06/2023:13:57 | | | |



Department of Physics, Central Electronics Group
Denys Wilkinson Building
Keble Road
Oxford
OX1 3RH
United Kingdom

SIZE

A3

DRAWING NUMBER

PPP/DUN/DAQ/004

FPGA VCC + GND

REV

DATE

14/03/2023:07:20

SHEET


7

OF


8

Title

MIB_FPGA_Module



Title
MIB_FPGA_Module

| | | |
|---|--------------------------|--|
|  <div>Department of Physics, Central Electronics Group Denys Wilkinson Building Keble Road Oxford OX1 3RH United Kingdom</div> | SIZE A3 | DRAWING NUMBER PPP/DUN/DAQ/004 Regulators |
| REV | DATE 22/03/2023:15:18 | SHEET 8 OF 8 |