

Model : 223II0

Intel Banias / Dothan with Intel 855GME Chipset

- PG01 INDEX

PG02 CPU Banias/Celeron -1/2

PG03 CPU Banias/Celeron -2/2

PG04 CPU POWER (MAX 1907)

PG05 1.5V / 1.05V / 1.25V /1.8V

PG06 2.5V& 1.2V(1.35V) &POWERGD

PG07 NB 855GME/852GM 1/4 HOST

PG08 NB 855GME/852GM 2/4 MEM

PG09 NB 855GME/852GM 3/4 DAC

PG10 NB 855GME/852GM 4/4 PWR

PG11 SB ICH4-M 1/3 SYS IF

PG12 SB ICH4-M 2/3 I/O IF

PG13 SB ICH4-M 3/3 PWR

PG14 SYSTEM PULL UP

PG15 DDR SO-DIMM 0

PG16 DDR SO-DIMM 1

PG17 CLK GEN (ICS 950813)

PG18 DV0 CH7011A (TV)

PG19 LCD CONNECTOR

PG20 I/O PORT CONNECTORS
- PG21 CardBus Controller(TI1410)

PG22 1394 (TSB43AB22A)

PG23 Codec VIA1612A

PG24 Amp / POP Cancellation

PG25 Phone Jack

PG26 LPC KBCITE-8510E (176 pin)

PG27 LAN RTL8100CL

PG28 LAN/MODEM CONNECTOR

PG29 HDD / CDRON CON

PG30 FAN / SHDN / BIOS / PWR

PG31 ADAPTER/ SMART POWER

PG32 DC-DC SC1404

PG33 Battery CONN & Charger

PG34 MINI PCI & LED

PG35 Appendix A. System Chart




PG36 Appendix B. Power Chart

PG37 Appendix C. Ver. History

PG38 Appendix D.Power Sequency

Revision History		
A	12/2003	ORIGINAL RELEASE
B	03/2004	ORIGINAL RELEASE
C	04/2004	ORIGINAL RELEASE
1	05/2004	ORIGINAL RELEASE

Unwill International Corp.			
Title		223II0	
Size	Document Number	INDEX	
	2665		Rev 01
Date:	Tuesday, May 25, 2004	Sheet	1 of 39




SMBus Address is 0x4C
ADM1032 or MAX6692 or LM86

NEAR CPU


NEAR ICH4-M

NEAR LOGIC





DO THAN CPU BSEL[1:0]

BSEL1	BSEL0	Function
L	H	100MHZ
L	L	133MHZ
H	L	RESERVED
H	H	RESERVED






Unwill International Corp.			
Title			
N223110			
Size	Document Number	Rev	
2665	Banias / Dothan / Binas Celeron	01	
Date:	Tuesday, May 25, 2004	Sheet	2 of 39

dynamic poer down , only 852 series & 855 GM/GME support.



Close to Pin








Unwill International Corp.

Title			N223II0	
Size			CPU Power	
Date:			Tuesday, May 25, 2004	
Sheet			3 of 39	
Rev			01	


Close to IC

Unwill International Corp


Title				N223II0			
Size		Document Number					Rev
		CPU Power MAX1907					01
Date:		Tuesday, May 25, 2004			Sheet		4 of 39



VCC 2.5/(1.35V OR 1.2V) POWER




SYSTEM POWEROK




Unwill International Corp.			
Title			
N223II0			
Size	Document Number	Rev	
2665	1.5V / 2.5V / PWROK	01	
Date:	Tuesday, May 25, 2004	Sheet	6 of 39



AGTL+ I/O buffer resistive compensation




AGTL+ I/O Buffer Compensation




Layout Note:
Route MCH_HXSWING &
MCH_HYSWING w/ 12 mil trace &
20 mil space




Hub interface buffer resistive compensation



voltage swing and impedance strength of the hub interface buffers



Hub interface reference voltage




68.1_1 is for 855GME
49.9_1 is for 852GM

287_1 is for 855GME
243_1 is for 852GM

HOST


















HUB I/F

Montara-GM




Unwill International Corp.			
N223II0			
NB HOST			
Size	Document Number	Rev	01
2665			
Date:	Tuesday, May 25, 2004	Sheet	7 of 39

15,16 DDRA_MD[0:63]



U198

DDR SYSTEM
MEMORY



DDRA_DQS[0:7] 15,16






DDRA_DQM[0:7] 15,16

DDRA_CKE[0:1] 15,16

DDRA_CS#[0:1] 15,16






DDRA_CKE[2:3] 16

DDRA_CS#[2:3] 16




Unwill International Corp.

Title			N223II0	
Size			Rev 01	
Document Number			NB MEM	
Date			Tuesday, May 25, 2004	
Sheet			8 of 39	




demo circuit as MCHDETECTVSS
but now is VSS ,so reserved 0 ohm .


Unwill International Corp.			
Title			
N223110			
Size	Document Number		Rev
	NB DAC		01
	2665		
Date:	Tuesday, May 25, 2004	Sheet	9 of 39




AC 97 data out by layout



ICH4-M 2/3





Not using OC protect









500 mils

Unwill International Corp.			
Title			
N223II0			
Size	Document Number	SB I/O Interface	
2665			Rev 01
Date:	Tuesday, May 25, 2004	Sheet	12 of 39

SB-ICH4 GPIO Pull up / down




PCI BUS Pull up / down






Unwill International Corp.

Title			N223II0		
Size			System Pull up		
Date:			Tuesday, May 25, 2004		
Sheet			14 of 39		
Rev			01		




Reserve for S/W test



FS1	FS0	SPREAD %
1	0	-1% DOWN SPREAD
1	1	+/-1% CENTER SPREAD

FS1 : Internal pull-up resistor
FS0 : Internal pull-down resistor


CHECK PCI STOP Power sequence



$C_e = 2 * CL - (C_s + C_i)$
CL = Crystal Load Cap = 16P
Ci = IC internal Cap = 5P
Cs = 2P
 C_e = Crystal external Cap = 22P

POWER ON STRAPPING

MULTSEL internal 120K pull_up to VCC
FS2,FS3,FS4 internal 120K pull-down to VSS



Power On Default: FSB = 100MHz, Change to Real frequency by VCO






FS1	FS0	CPU	AGP	PCI
0	0	100	66	33
0	1	133	66	33
1	0	200	66	33
1	1	166	66	33

FS4	FS3	FS2	CPU, 3V66, PCI Clocking Mode
0	0	0	Standard Clocking 0.3% Center
0	0	1	Standard Clocking 0 to -0.5%, Down Spread
0	1	0	Standard Clocking 0.3% Center Spread
0	1	1	Standard Clocking 0 to -0.75%, Down Spread
1	0	0	Pwr Save Clocking Spread Off
1	0	1	3% Overclocking 0.3% Center Spread
1	1	0	5% Overclocking 0.3% Center Spread
1	1	1	10% Overclocking 0.3% Center Spread

Unwill International Corp.

Title			N223110		
Size	Document Number		CLK GEN ICS 950813		Rev 01
Date:	Tuesday, May 25, 2004		Sheet	17	of 39

Reserve for S/W test



9 DVOC0

9 DVOC1

9 DVOC2

9 DVOC3

9 DVOC4

9 DVOC5

9 DVOC6

9 DVOC7

9 DVOC8

9 DVOC9

9 DVOC10

9 DVOC11

9 DVOC_CLK#

9 DVOC_CLK


9 DVOC_CLKINT

9 DVOC_HSYNC

9 DVOC_VSYNC

9,11,14,21,22,26,27,29,34 PCIRST#

Note:
Place 140 0ohm close to Pin35.
Connect it's GND to Pin 34.
Trace use 20 mils.



$C_e = 2 * C_L - (C_s + C_i)$



C_L = Crystal Load Cap = 16P

C_i = IC internal Cap = 10 ~ 15P

C_s = 2P

C_e = Crystal external Cap = 15 ~ 20P

Close to 7011A





This Crystal must be
14.318MHz 20PPM for TV macro
vision use

Unwill International Corp.






Title			N223II0		
Size			DVO CH7011 TV		
Date			Tuesday, May 25, 2004		
Sheet			18 of 39		
Rev			01		




LCD I/F




LCD TYPE	18Bit WXGA	18Bit XGA	RESERVE	RESERVE
LCDSEL1	1	1	0	0
LCDSEL0	0	1	0	1

INVERTOR I/F







S-VIDEO




CARD READER CONN




USB DONGLE CONN




MDC CONN



USB CONN



Modify by EMI



Unwill International Corp.			
Title			
N223IIO			
Size	Document Number	Rev	
2665	I/O CONNECTORS	01	
Date:	Tuesday, May 25, 2004	Sheet	20 of 39

PAD#0_31] PAD[0..31] 11,22,27,34
PC/BE#0_31 PC/BE#[0..3] 11,14,22,27,34

2231I3 OP

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

PCI1410

CLK

CFRAME#

CIRDY#

CTRDY#

CDEVSEL#

CSTOP#

CPAR

CPERR#

CSERR#

CREQ#

CGNT#

CINT

CBLOCK#

CCLKRUN#

CRST#

RSVD14

RSVD18

CVS1

CVS2

CCD1#

CCD2#

CAUDIO

CSTSCHG

CC/BE#3

CC/BE#2

CC/BE#1

CC/BE#0

GLOBAL_RST#

PCIRST#

PCIRST#

PCIRST#

PCIRST#

PCIRST#

PCIRST#

PCIRST#

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

2231I3 OP

CON9

2231I3 OP

U49

U49

U49

U49

U49

U49

U49

U49

U49

U49

U49

U49

U49

U49

U49

U49

U49

U49

U49

U49

U49

U49

U49

U49

U49

U49

U49

U49

U49

U49

U49

U49

U49

U49

U49

U49

U49

U49

U49

U49

U49

U49

U49

U49

U49

U49

U49

U49

U49

U49

U49

U49

U49

U49

U49

U49

U49

U49

U49

U49

U49

U49

U49

U49

PCI_VCC Supply Power to PCI I/O Buffer
CORE_VCC Supply Power to Core Register

CCLKRUN#

CCLKRUN#

CCLKRUN#

CCLKRUN#

CCLKRUN#

CCLKRUN#

CCLKRUN#

CCLKRUN#

CCLKRUN#

CCLKRUN#

CCLKRUN#

CCLKRUN#

2231I3 OP

VCCCB

VCCCB

VCCCB

VCCCB

VCCCB

VCCCB

VCCCB

VCCCB

VCCCB

VCCCB

VCCCB

VCCCB

2231I3 OP

CON9

2231I3 OP

U49

U49

U49

U49

U49

U49

U49

U49

U49


U49

U49



U49

U49

Unwill International Corp.			
Title			
N2231I0			
Size	Document Number	Rev	
2665	PCMCIA (PCI1410)	01	
Date:	Tuesday, May 25, 2004	Sheet	21 of 39



All close to Y3 , and Reserve for 1394 clk



close to pin

223II3 OP

223II3 OP

25 1394_GND1

25 1394_GND2









25 1394GND

Modify by EMI

223II3 OP


223II3 OP

Uniwill International Corp.			
Title			
N223II0			
Size	Document Number	Rev	
2665	IEEE 1394 (TSB43AB22A)	01	
Date:	Tuesday, May 25, 2004	Sheet	22 of 39




All close to codec, and modify for replacement 1394 crystal





Close to codec



Close to CDR0M








Uniwill International Corp.			
Title			
N223II0			
Size	Document Number	Rev	
2665	CODEC-VT1612A	01	
Date:	Tuesday, May 25, 2004	Sheet	23 of 39





Uniwill International Corp.			
Title		N223IIO	
Size	Document Number	AMP TI-TPA6011A4	Rev 01
2665			
Date:	Tuesday, May 25, 2004	Sheet	24 of 39

Check Bead current with EMI




	HP_IN#	HP_IN	SPDIF/HP#
H.J IN	L	H	L
SPDIF IN	L	H	H





Uniwill International Corp.			
Title		N2231I0	
Size	Document Number	PHONE JACK	
2665			
Date	Tuesday, May 25, 2004	Sheet	25 of 39




ID2(num)	ID1(caps)	ID0(scroll)	
Lo	Lo	Lo	223 rb
Lo	Lo	Hi	245
Lo	Hi	Lo	255
Lo	Hi	Hi	259
Hi	Lo	Lo	223 rc
Hi	Lo	Hi	???
Hi	Hi	Lo	???
Hi	Hi	Hi	???









2.5mm should avoid away from other trace, components!



Uniwill International Corp.			
Title		N2231I0	
Size	Document Number	Rev	
2665	LAN/MODEM CONNECTOR	01	
Date:	Tuesday, May 25, 2004	Sheet	28 of 39

[illegible]




CPU HOT THROTTLING/SHUT DOWN PROTECT CIRCUIT

THERMAL SOLUTION 1:
 USE CPUHOT# TO IMPLEMENT H/W THROTTLING AND SHUT DOWN.
 EC READ TEMPRATURE AND CONTROL FAN.


THERMAL SOLUTION 2:
 USE 1617 TO READ TEMPRATURE AND EC CONTROL FAN, THROTTLING AND SHUT DOWN.
 CPU SHUT DOWN PIN IS FOR H/W PROTECT

FAN CONTROL CIRCUIT






LED FPC

BIOS






SWITCH



Uniwill International Corp.			
Title		N223II0	
Size	Document Number	Rev	
2665	FAN & SHDN& LED CON & PWR	01	
Date:	Tuesday, May 25, 2004	Sheet	30 of 39


Close to
BATT_CONN






VID5	VID4	VID3	VID2	VID1	VID0	VCORE	+_mV
0	0	0	0	0	0	1.708	-0mV
0	0	0	0	1	0	1.676	-32mV
0	0	0	1	0	0	1.644	-64mV
0	0	1	0	0	0	1.580	-128mV
0	1	0	0	0	0	1.452	-256mV
0	0	1	0	1	0	1.548	
0	0	1	0	1	1	1.532	
0	0	1	1	0	0	1.516	
0	0	1	1	1	0	1.484	
0	1	0	0	0	1	1.436	
0	1	0	0	1	0	1.420	
0	1	0	1	0	0	1.388	
0	1	0	1	1	0	1.356	
0	1	1	0	0	1	1.308	
0	1	1	0	1	0	1.292	
0	1	1	0	1	1	1.276	
0	1	1	1	0	0	1.260	
0	1	1	1	1	0	1.228	
1	0	0	0	0	0	1.196	
1	0	0	0	1	0	1.164	
1	0	0	1	0	1	1.116	
1	0	0	1	1	0	1.100	
1	0	1	0	1	0	1.036	
1	0	1	0	1	1	1.020	
1	0	1	1	0	0	1.004	
1	0	1	1	0	1	0.988	
1	0	1	1	1	0	0.972	
1	0	1	1	1	1	0.956	
1	1	0	1	1	0	0.844	
1	1	1	1	1	1	0.716	

SC1404 shutdown current : ? (SHDN# pin = low)


SC1404 standby power : ?



PIN11	LED_WLAN_LINK	Hi(3.3V) Low(0V)	Solid ON 1 flash/3 sec LED OFF	Associated AP Not Associated with an AP Power OFF or RF_Kill active
PIN12	LED_WLAN_ACT	Hi(3.3V) Low(0V)	Rapid Blinking Slow Blinking LED OFF	Passing data traffic to AP Beacon traffic to AP Power OFF or not activity or RF_Kill active
PIN13	Hw_RadioXMIT_OFF#	Hi(3.3V) Low(0V)	Enable Disable	Radio transmitter is ON Radio transmitter turn off




The schematic diagram illustrates the LED driver circuit for the KPA-3010SGC. It features five parallel LED channels, each controlled by a specific microcontroller pin. The pins are WLAN_LED#, IDE_LED#, CAPS#, SCROLL#, and NUM#. Each pin is connected to a red LED through a 10k resistor. The anode of each LED is connected to the microcontroller pin, and the cathode is connected to a common ground through a 10k resistor. The LED driver is labeled LED5 through LED9. The microcontroller pins are also connected to a common ground through 10k resistors. The LED driver is labeled LED5 through LED9.




System Block Diagram

INTA# : X
INTB# : PCMCIA
INTC# : 1394
INTD# : LAN


PREQ#0 : 1394
PREQ#1 : PCMCIA
PREQ#2 : LAN
PREQ#3 :
PREQ#4 :



SMBus Diagram



POWER FLOW CHART



1

