

LCD-1

IVY Bridge (rPGA989)

Intel PCH (Panther Point)

DY:No stuff
SWG:SWG SKU

PSL: KBC795 PSL circuit for 10mW solution installed.
10mW: External circuit for 10mW solution installed.

Wistron to PE

BOM1

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Cover Page			
Size	Document Number	Rev	
A3	CD1 DIS	SC	
Date:	Tuesday, December 13, 2011	Sheet	1 of 102

LCD-1 Discrete Block Diagram

Project Code: 91.4SE01.001
PCB(Raw Card): 11248

PCB Layer Stackup

- L1:TOP
L2:GND
L3:Signal
L4:Signal
L5:VCC
L6:Signal
L7:GND
L8:BOTTOM

Battery Charger
BQ24707 40

INPUTS	OUTPUTS
AD+	BT+

System DC/DC
TPS51123RGER 41

DCBATOUT	5V_S5 3D3V_S5
----------	------------------

CPU DC/DC
ISL95838HRTZ 42, 43

DCBATOUT	VCC_CORE
----------	----------

1D05V_VTT
TPS51219RTER 45

DCBATOUT	1D05V_VTT
----------	-----------

1D5V_S3/DDR3_REF
0D75V_S0
TPS51216RUKR 46

DCBATOUT	0D75V_S0 1D5V_PWR DDR3_VREF
----------	-----------------------------------

1D8V_S0
TPS51311RGTR 47

3D3V_S5	1D8V_S0
---------	---------

VCCSA
TPS51461RGER 48

5V_S5	VCCSA
-------	-------

VGA_CORE
ISL62882CHRTZ 92


DCBATOUT	VGA_CORE
----------	----------

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Block Diagram

CD1 DIS

Date: Tuesday, December 13, 2011 Sheet 2 of 102



PCH Strapping Chief River Schematic Checklist Rev0.72

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-up. Leave as "No Connect".
GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51	GNT[3:0]# functionality is not available on Mobile. Mobile: Used as GPIO only Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3power rail.
SPI_MOSI	Enable Danbury: Connect to Vcc3_3 with 8.2-k? weak pull-up resistor. Disable Danbury: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to +NVRAM_VCCQ with 8.2-kohm weak pull-up resistor [CRB has it pulled up with 1-kohm no-stuff resistor] Disable Danbury: Leave floating (internal pull-down)
NC_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0) - Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1) - Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. Note: CRB recommends 1-kohm pull-down for FD Override. There is an internal pull-up of 20 kohm for DA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPI015	Low(0) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality. High(1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality. Note : This is an un-muxed signal. This signal has a weak internal pull-down of 20 kohm which is enabled when PWROK is low. Sampled at rising edge of RSMRST#. CRB has a 1-kohm pull-up on this signal to +3.3VA rail.
GPI08	GPI08 on PCH is the Integrated Clock Enable strap and is required to be pulled-down using a 1k +/- 5% resistor. When this signal is sampled high at the rising edge of RSMRST#, Integrated Clocking is enabled, When sampled low, Buffer Through Mode is enabled.
GPI027	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

RESISTOR

Symbol name	Value	Tolerance	Rating	Size
		(J: 5%, F: 1%, D: 0.5%, B: 0.1 %)	0402=> 1/16W, 25V 0603 => 1/16W, 75V 0805 => 1/10W, 100V	2=>0402, 3=>0603, 5=>0805, 6=>1206, 0=>1210
10KR3	10K Ohm	If no letter, it means J: 5%	1/16W, 75V	0603
33D3R5	33.3 Ohm	If no letter, it means J: 5%	1/10W, 100V	0805
1KR3F	1K Ohm	F: 1%	1/16W, 75V	0603

CAPACITOR

Symbol name	Value	Tolerance	Rating	Size
		(M: +/-20, K: +/-10, Z: +80/-20)		2=>0402, 3=>0603, 5=>0805, 6=>1206, 0=>1210
SCD1U10V2MX-1	0.1uF	M/XSR	10V	0402
SC10U6D3V5MX	10uF	M/XSR	6.3V	0805
SC2D2U16V5ZY	2.2uF	Z/Y5V	16V	0805

Strapping Chief River Schematic Checklist Rev0.72

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[2]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[4]		Disabled - No Physical Display Port attached to 1: Embedded DisplayPort. Enabled - An external Display Port device is 0: connect to the EMBEDDED display Port	0
CFG[6:5]	PCI-Express Port Bifurcation Straps	11 : x16 - Device 1 functions 1 and 2 disabled 10 : x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01 : Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00 : x8, x4, x4 - Device 1 functions 1 and 2 enabled	11
CFG[7]	PEG DEFER TRAINING	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training	1

POWER PLANE	VOLTAGE	Voltage Rails	DESCRIPTION
5V_S0 303V_S0 106V_S0 105V_S0 106SV_VTT 106V_S0 VCCSA 607SV_S0 VCC_CORE VCC_GFX/DRE 106V_VGA_S0 303V_VGA_S0 1V_VGA_S0	5V 3.3V 1.8V 1.5V 1.85V 1.0V 0.9 - 0.675V 0.75V 0.35V to 1.5V 0.4 to 1.25V 1.8V 3.3V 1V	S0	CPU Core Rail Graphics Core Rail
5V_USBX_S3 105V_S3 00K_VREF_S3	5V 1.5V 0.75V	S3	
BT+ DCBATOUT 5V_S5 5V_AUX_S5 303V_S5 303V_AUX_S5	6V-14.1V 6V-14.1V 5V 5V 3.3V 3.3V	All S states	AC Brick Mode only
106SV_LAN	1.05V	S0/M0, SX/M3	ON whenever IAMT is active
303V_M 106SV_M	3.3V 1.05V	S0/M0, SX/M3, WOL_EN	ON for IAMTLegacy WOL
303V_AUX_KBC	3.3V	DSW, Sx	ON for supporting Deep Sleep states
303V_AUX_S5	3.3V	G3, Sx	Powered by Li Coin Cell in G3 and 303V_S5 in Sx

PCIe Routing

LANE1	Card Reader
LANE2	Mini Card1(WLAN)
LANE3	Express Card
LANE4	GBE LAN
LANE5	X
LANE6	X
LANE7	X
LANE8	X



USB Table

Pair	Device
0	USB3.0 port 0
1	USB2.0 port 1
2	USB3.0 Docking
3	WWAN
4	USB2.0 port (AU04)
5	New Card
6	X
7	X
8	USB2.0 Docking
9	USB2.0 port 2
10	FPR
11	BLUETOOTH
12	WLAN
13	Camera

SMBus ADDRESSES

I 2 C / SMBus Addresses	Ref Des	Chief River CRV
Device		Address Hex Bus
EC SMBus 1 Battery CHARGER		BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA
EC SMBus 2 PCH eDP		SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA
PCH SMBUS SD-DIMMA (SPD) SD-DIMMB (SPD) Digital Pot G-Sensor MINI		PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK

SATA Table

SATA	
Pair	Device
0	HDD
1	ODD
2	mSATA
3	N/A
4	Docking
5	N/A

BOM1

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Heichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Table of Content			
Size	Document Number	Rev	SC
Custom	CD1 DIS		
Date:	Tuesday, December 13, 2011	Sheet	3 of 102






Title			
CPU (PCIE/DMI/FDI)			
Size A3	Document Number	CD1 DIS	Rev SC
Date:	Tuesday, December 13, 2011	Sheet 4 of	102


SSID = CPU

Intel recommends 43pf


Connect EC to PROCHOT# through inverting OD buffer.




Disabling Guidelines:
If motherboard only supports external graphics:
Connect DPLL_REF_SSCLK on Processor to GND through 1K +/- 5% resistor.
Connect DPLL_REF_SSCLK# on Processor to VCCP through 1K +/- 5% resistor power (~16 mW) may be wasted.



SSID = CPU




SSID = CPU




PEG Static Lane Reversal - CF62 is for the 16x	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition 0: Lane Reversed


Display Port Presence Strap	
CF64	1: Disabled; No Physical Display Port attached to Embedded Display Port 0: Enabled; An external Display Port device is connected to the Embedded Display Port



PCIE Port Bifurcation Straps	
CF6[6:5]	11: x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled; function 2 disabled 01: Reserved - (Device 1 function 1 disabled; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled





PEG DEFER TRAINING	
CFG7	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training







BOM1

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
		CPU (RESERVED)	
Size A3	Document Number	CD1 DIS	Rev SC
Date:	Tuesday, December 13, 2011	Sheet 7 of	102




VCCIO Output Decoupling Recommendation:
 3 x 330 uF, 6mΩ
 5 x 22 uF & 5 x 0805(no-stuff) MB Bottom Socket Cavity
 7 x 22 uF & 2 x 0805(no-stuff) MB Top Socket Cavity



緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
CPU (VCC CORE)			
Size	Document Number		Rev
Custom	CD1 DIS		SC
Date: Tuesday, December 13, 2011		Sheet 8 of	102




SSID = CPU



Ivy Bridge



Ivy Bridge



BOM1

Title		
CPU (VSS)		
Size	Document Number	Rev
A3	CD1 DIS	SC
Date:	Tuesday, December 13, 2011	Sheet 10 of 102


In production, All of parts should be not moounted except of pulldown 51 ohm on TRSTn and Pullup DBR#.

SIGNAL	REF DES	ENABLE	DISABLE
TDO	R1101	ASM	NOASM
TRST#	R1107	ASM	ASM
DBRESET#	R1102	ASM	ASM
PLT_RST#	R1106	ASM	NOASM
CFG0	R1104	ASM	NOASM
CPUPWRGD	R1103	ASM	NOASM
SYS_PWROK	R1105	ASM	NOASM
	CXDP1	ASM	NOASM

↑
LOGIC

9/2 CPU_XDP

Part	Enable	Disable
R1101	ASM	DY
R1107	ASM	ASM
R1102	ASM	ASM
R1106	ASM	DY
R1104	ASM	DY
R1103	ASM	DY
R1105	ASM	DY
CXDP1	ASM	DY




CPU_XDP_SFF_26pin_IF
Pin 1 OBSFN_A0 (PREQ#, I/O)
Pin 2 OBSFN_A1 (PRDY#, I/O)
Pin 3 GND
Pin 4 OBSDATA_A0 (Open, I/O)
Pin 5 OBSDATA_A1 (Open, I/O)
Pin 6 GND
Pin 7 OBSDATA_A2 (Open, I/O)
Pin 8 OBSDATA_A3 (Open, I/O)
Pin 9 GND
Pin 10 HOOK0 (PWRGD, In)
Pin 11 HOOK1 (BP_PWRGD_RST#, Out)
Pin 12 HOOK2 (CFG0, Out)
Pin 13 HOOK3 (vr_READYSYS_PWROK, Out)
Pin 14 HOOK4 (BCLK#, In)
Pin 15 HOOK5 (BCLK#, In)
Pin 16 VCCOBS_AB (VCCP Voltage of CPU, In)
Pin 17 HOOK6 (RESET#, Out)
Pin 18 HOOK7 (DBR#, Out)
Pin 19 GND
Pin 20 TDO, In
Pin 21 TRST#, Out
Pin 22 TDI, Out
Pin 23 TMS, Out
Pin 24 TCK1 (Open)
Pin 25 GND
Pin 26 TCK0 ,Out

BOM1

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
CPU_XDP	
Size A3	Document Number CD1 DIS
Date: Tuesday, December 13, 2011	Rev SC
Sheet 11 of 102	

VREF circuit -M1 (Voltage Driver Network) & M3 (Driven by Processor) Implementation



BOM1

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
M3	
Size A3	Document Number
CD1 DIS	
Date: Tuesday, December 13, 2011	Sheet 12 of 102
Rev SC	



(Blanking)

www.chinafix.com

BOM1

Title	
Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Reserved	
Size	Document Number
A3	CD1 DIS
Date: Tuesday, December 13, 2011	Sheet 13 of 102
Rev	
SC	

SSID = MEMORY

20101231

Note:
SO-DIMMB SPD Address is 0xA4
SO-DIMMB TS Address is 0x34

SO-DIMMB is placed farther from
the Processor than SO-DIMMA

Thermal EVENT

20110209

SODIMM B DECOUPLING

Layout Note:
Place these Caps near
SO-DIMMB.

Decoupling cap
1x330uF
6x10uF

PART NUMBER	Height	TYPE
62.10017.S51	4mm	REVERSED
		REVERSED
		REVERSED
		REVERSED

1110 X02 Modify:
DM2 1st change to 62.10017.P61; 2nd change
to 62.10017.H41 on ST stage from ME updated
connector list.

BOM1

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hui Rd., Hsuehshui,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **DDR3 SO-DIMM2**
Size: C143mm Document Number: **CD1 DIS** Rev: **SC**
Date: Tuesday, December 13, 2011 Sheet 14 of 102

H=4mm
DDR3-204P-144-GP-U1

SSID = MEMORY





20101231


M_A_A[15:0] 6

6 M_A_BS2 >>>
6 M_A_BS0
6 M_A_BS1
6 M_A_DQ[63:0]

Place these caps
close to VTT1 and
VTT2.




H = 7.0mm
DDR3-204P-138-GP
62.10024.F31



20110209

SODIMM A DECOUPLING



Layout Note:
Place these Caps near
SO-DIMMA.

Decoupling cap
1x330uF
6x10uF

PART NUMBER	Height	TYPE
62.10017.K91	7.0mm	REVERSED
		REVERSED
		REVERSED
		REVERSED

1110 X02 Modify:
DM1 1st change to 62.10017.Q41; 2nd change
to 62.10017.N11 on ST stage from ME updated
connector list.

Note:
If SA0_DIM0 = 0, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA0
SO-DIMMA TS Address is 0x30

If SA0_DIM0 = 0, SA1_DIM0 = 1
SO-DIMMA SPD Address is 0xA2
SO-DIMMA TS Address is 0x32

BOM1

緯創資通 Wistron Corporation
21F, 80, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title		DDR3 SO-DIMM1	
Size	Document Number	Rev	SC
Custom	CD1 DIS		
Date:	Tuesday, December 13, 2011	Sheet	15 of 102






(Blanking)

BOM1


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A3	CD1 DIS		SC
Date: Tuesday, December 13, 2011		Sheet 16 of	102



27 ME_UNLOCK <<< 1 R1714 1KR2J-1-GP HDA_SDOUT








SSID = PCH




For platforms not supporting Deep S4/S5

- 1.VccSUS3_3 and VccDSW3_3 will rise at the same time (connected on board)
- 2.DPWROK and RSMRST# will rise at the same time (connected on board)
- 3.SLP_SUS# and SUSACK# are left as 'no connect'
- 4.SUSWARM# used as SUSPWRDNACK/GPIO30

L_DDC_DATA(K47):
This signal is on the LVDS interface.
This signal needs to be left NC if eDP is
used for the local flat panel display



Digital Display Interface



DDI Port B Detect:(SDVO_CTRL_DATA)
1: Port B detected
0: Port B not detected

PORT	DDI PCH Pin Names	SDVO Mapping	DisplayPort Mapping	HDMI/DVI Mapping
PORT-B	DDPB_[0]P	SDVO_RED	DDPB_[0]P	TMDSB_DATA2
	DDPB_[0]N	SDVO_RED#	DDPB_[0]N	TMDSB_DATA2#
	DDPB_[1]P	SDVO_GREEN	DDPB_[1]P	TMDSB_DATA1
	DDPB_[1]N	SDVO_GREEN#	DDPB_[1]N	TMDSB_DATA1#
	DDPB_[2]P	SDVO_BLUE	DDPB_[2]P	TMDSB_DATA0
	DDPB_[2]N	SDVO_BLUE#	DDPB_[2]N	TMDSB_DATA0#
	DDPB_[3]P	SDVO_CLK	DDPB_[3]P	TMDSB_CLK
	DDPB_[3]N	SDVO_CLK#	DDPB_[3]N	TMDSB_CLK#
	DDPB_AUXP	NA	DDPB_AUXP	NA
	DDPB_AUXN	NA	DDPB_AUXN	NA
	DDPB_HPD	NA	DDPB_HPD	HDMIB_HPD
	SDVO_CTRLCLK	SDVO_CTRLCLK	NA	HDMIB_CTRLCLK
	SDVO_CTRLDATA	SDVO_CTRLDATA	NA	HDMIB_CTRLDATA

Digital Display Ports Enable and Disable Guidelines


Port	Strap	How to Enable Port?	How to Disable Port?
LVDS	L_DDC_DATA	Pull up to 3.3 V with 2.2-kΩ ±5% resistor	No Connect
Port B	SDVO_CTRLDATA	Pull up to 3.3 V with 2.2-kΩ ±5% resistor	No Connect
Port C	DDPC_CTRLDATA	Pull up to 3.3 V with 2.2-kΩ ±5% resistor	No Connect
Port D	DDPD_CTRLDATA	Pull up to 3.3 V with 2.2-kΩ ±5% resistor	No Connect

NOTE: LVDS and eDP on processor can not be enabled at the same time.

BOM1




Note:
For PCH debug with XDP, need to NO STUFF R2218



DMI & FDI Termination Voltage	
NV_CLE	Set to Vss when LOW Set to Vcc when HIGH

TS Signal Disable Guideline:
TS_VSS1, TS_VSS2, TS_VSS3 and TS_VSS4
should not float on the motherboard. They should
be tied to GND directly.



Integrated Clock Chip Enable	
ICC_EN#	HIGH (R2211 DY)- DISABLED [DEFAULT] LOW (R2211) - ENABLED

PLL ON DIE VR ENABLE	
NOTE:	This signal has a weak internal pull-up 20K
ENABLED --	HIGH (R2212 UNSTUFFED) DEFAULT
DISABLED --	LOW (R2212 STUFFED)

緯創資通


Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		PCH : GPIO/NTCF/MISC	
Size	Document Number	Rev	SC
A3	CD1 DIS		
Date: Tuesday, December 13, 2011		Sheet	22 of 102


Model_ID	
PH	14"
PL	15"

SSID = PCH 6A




Voltage Rail	Voltage	Iccmax
V_PROC_IO	1.05	0.001
V5REF	5	0.001
V5REF_Sus	5	0.001
Vcc3_3	3.3	0.266
VccADAC3	3.3	0.001
VccADPLLA	1.05	0.08
VccADPLLB	1.05	0.08
VccCore	1.05	1.3
VccDMI	1.1	0.042
VccIO3	1.05	2.925
VccASW	1.05	1.01
VccSPI	3.3	0.02
VccDSW3_3	3.3	0.002
VccDFTerm	1.8	0.19
VccRTC	3.3	6u
VccSus3_3	3.3	0.097
VccSusHDA	3.3	0.01
VccVRM	1.5	0.16
VccClkDMI	1.05	0.02
VccSSC	1.05	0.095
VccDIFFCLKN	1.05	0.055
VccALVDS	3.3	0.001
VccTX_LVDS3	1.8	0.06

Refer to NPCE795 shared SPI flash architecture



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

SSID = PCH





緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

File: **PCH : POWER2**

Size: A3 Document Number: **CD1 DIS** Rev: **SC**

Date: Tuesday, December 13, 2011 Sheet 24 of 102

SSID = PCH



BOM1

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			PCH : VSS	
Size	Document Number	Rev		SC
A3	CD1 DIS			
Date:	Tuesday, December 13, 2011	Sheet	25	of 102

9/2 PCH_XDP

Part	Enable	Disable
R1726/R1730	ASM	ASM [TMS]
R1727/R1731	ASM	ASM [TDI]
R1728/R1732	ASM	DY [TDO]
R1729	ASM	DY [TCK]
R2601/R2602	ASM	DY
R2604/R2606	DY	DY [TCK]
R2605	ASM	DY [TCK]
PXDP1	ASM	DY [Conn]

PCH XDP


DY in SVT



BOM1



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			PCH XDP	
Size	Document Number	Rev		SC
A3	CD1 DIS			
Date:	Tuesday, December 13, 2011	Sheet	26	of 102



SSID = Thermal

Thermal sensor



CPU TEMP:
H_THERMDA and H_THERMDC routing 10mil trace width and spacing. Locate Capacity near Thermal diode.

9/2 Thermal Fun.

Parts	SWG	UMA
C2804/C2809	ASM	DY
R2815	ASM	






Table 28.1- General Purpose Transistors multi-source


Supplier	Description	Lenovo P/N	Wistron P/N
ON	MMBT3904WT1G	N/A	84.03904.R11
PANJIT	MMBT3904W	N/A	84.M3904.A11



BOM1

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
File Thermal/FAN	
Size C	Document Number CD1 DIS
Date: Tuesday, December 13, 2011	Sheet 28 of 102

9/26 change to S0




SPKR trace width 40 mils---4ohm speaker recommend 40,mil, required 20mil.as min

6-10 mil trace recommend




CLOSE TO CODEC

CLOSE TO CODEC



All audio analog signal must trace with min 10mil width



All audio analog signal must trace with min 10mil width





BOM1

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Speaker Conn	
Size	Document Number	CD1 DIS		Rev
A3				SC
Date: Tuesday, December 13, 2011		Sheet	30	of 102




LAN CHIP



[Source Candidate]				
1st	Pericom	PI3L500AZFEX	73.3L500.003	41R0539AA
2nd	TI	TS3L500AERHUR	73.3L500.A0V	41R0539BA
3th	ONSEMI	NS3L500MTTWG	73.03500.003	

Isolate between PCH S5-Power and LAN Power(3D3V_LAN_S5) leakage





(Blanking)

BOM1

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A3	CD1 DIS		SC
Date: Tuesday, December 13, 2011		Sheet 32 of	102



(Blanking)

BOM1

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A3	CD1 DIS		SC
Date: Tuesday, December 13, 2011		Sheet 33 of	102



(Blanking)

BOM1

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A3	CD1 DIS		SC
Date: Tuesday, December 13, 2011		Sheet 34 of	102




(Blanking)



BOM1

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A3	CD1 DIS		SC
Date: Tuesday, December 13, 2011		Sheet 35 of 102	1

Power Sequence





close to PC4134



1D5V_S0

MAX Current 3000 mA
Design Current 2100 mA
Total= 11.39A




BOM1

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		
Power Plane Enable		
Size	Document Number	Rev
A3	CD1 DIS	SC
Date: Tuesday, December 13, 2011		
Sheet 36 of 102		

Close to DIMM S3 Power Reduction Circuit SM_DRAMPWROK




SM_DRAMPWROK must have a maximum of 15ns rise or fall time over VDDQ * 0.55± 200mV and the edge must be monotonic


Close to CPU S3 Power Reduction Circuit SM_DRAMPWROK



Close to CPU S3 Power Reduction Circuit SM_DRAMRST#



5 S3 Power Reduction



BOM1

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

ADAPTER

Size

Document Number


CD1 DIS

Rev


SC

Date: Tuesday, December 13, 2011

Sheet 37 of 102




BATT Connector




BOM1

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
BATT CONN	
Size A4	Document Number CD1 DIS
Date: Tuesday, December 13, 2011	Sheet 39 of 102






Confirm PWR for PQ4101 circuit Fun. (1st stage)



TONSEL	CH1	CH2
GND	200kHz	250kHz
VREF	300kHz	375kHz
VREG3 or VREG5	400kHz	500kHz


SKIPSEL	VREG3 or VREG5	VREF(2V)	GND
Operating Mode	00A Auto Skip	Auto Skip	PWM only




BOM1

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



CPU CORE			
File	CD1 DIS		
Size	Document Number	Rev	
C		SC	
Date:	Tuesday, December 13, 2011	Sheet	42 of 102



SSID = AXG.Regulator



SSID = PWR.Plane.Regulator 1p5v0p75v



State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off


MODE		
PR5003	Frequency	Discharge Mode
200k ohm	400kHz	Tracking Discharge
100k ohm	300kHz	
68k ohm	300kHz	Non-tracking Discharge
47k ohm	400kHz	

BOM1


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
TPS51216 1D5V&0D75V		
Size	Document Number	Rev
A3	CD1 DIS	SC
Date: Tuesday, December 13, 2011		
Sheet 46 of 102		

TPS51311 for 1D8V_S0




1D8V_S0
Design current = 1.5A
OCP > 3A



BOM1

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title PWM_1D8V_RT8015B	
Size	Document Number CD1 DIS
Date: Tuesday, December 13, 2011	Sheet 47 of 102

TPS51461 for VCCSA



BOM1

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title VCCSA_TPS51461		
Size	Document Number	Rev
Date: Tuesday, December 13, 2011	Sheet 48 of 102	SC



Title			
LCD Connector			
Size A4	Document Number		Rev
	CD1 DIS		SC
Date:	Tuesday, December 13, 2011	Sheet 49 of	102




(Blanking)

BOM1

Title		緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Size A3		Document Number CD1 DIS	
Date: Tuesday, December 13, 2011		Sheet 51	of 102
Rev SC			

Mini Display Port Connector



BOM1

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Display Port

Size
A3

Document Number	
-----------------	--

CD1 DIS

Date: Tuesday, December 13, 2011

Sheet 52 of 102

Rev	
S	



(Blanking)

BOM1

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A3	CD1 DIS		SC
Date: Tuesday, December 13, 2011		Sheet 53 of	102



(Blanking)

BOM1

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A3	CD1 DIS		SC
Date: Tuesday, December 13, 2011		Sheet 54 of	102




(Blanking)

BOM1


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A3	CD1 DIS		SC
Date: Tuesday, December 13, 2011		Sheet 55 of	102

SATA HDD Connector




ODD Connector

SATA_RX- and SATA_RX+ Trace
Length match within 20 mil




SUPPORT ZERO SATA ODD



SATA Zero Power ODD

Change to TPCF8105
for combustion test



BOM1

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page					

HDD/ODD

Size

Document Number

CD1 DIS

Rev

Date: Tuesday, December 13, 2011

Sheet 56 of 10




(Blanking)


BOM1

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title RESERVED			
Size A3	Document Number CD1 DIS	Rev SC	
Date: Tuesday, December 13, 2011		Sheet 57	of 102

Speaker Connector



Near SPEAKER1 Speaker



BOM1

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			SPEAKER CONN	
Size	Document Number	Rev		SC
A3	CD1 DIS	Sheet		102
Date: Tuesday, December 13, 2011		Sheet		58 of 102



(Blanking)

BOM1

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A3	CD1 DIS		SC
Date: Tuesday, December 13, 2011		Sheet 59 of	102

SSID = Flash.ROM


8M SPI ROM for Commercer



Notes:

The total SPI interface signal between EC and PCH can't not exceed 6500mil. The mismatch between SPI signal must be within 500mil


PCH and EC length less than 6.5 inch



64Mbits SPI FLASH (SPI1):

Package	Supplier	Vendor P/N	Wistron P/N
SO8	Macronix	MX25L6406EM2I-12G	72.25640.D01
	Winbond	W25Q64CVSSIG	72.25Q64.B01
	Numonyx	N25Q064A13ESE40F	72.25Q64.D01

SSID = RBATT





BOM1

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Flash/RTC	
Size	Document Number
A3	CD1 DIS
Date:	Rev
Tuesday, December 13, 2011	SC
Sheet	of
60	102

SSID = USB



Left Middle USB Connector



Left Front USB Connector






Table 61.1- USB2.0 PWR SW multi-source

Supplier	Description	Lenovo P/N	Wistron P/N
TI	TPS2066DGN	41R0511AA	74.02066.A71
TI	TPS2066DGN-1	N/A	74.02066.B71

Table 61.2- 150U 6.3V POSCAP multi-source

Supplier	Description	Lenovo P/N	Wistron P/N
NEC-TOKIN	TEPSLB20J157M	N/A	77.C1571.09L
SANYO	6TPE150MAZB	N/A	77.21571.111
HPC	TNCB0J157MTRZTF	N/A	80.15715.12L


Table 61.3- ESD protection

Supplier	Description	Lenovo P/N	Wistron P/N
NXP	IP4223CZ6	N/A	83.42236.0AE
AOS	AOZ8904CIL	N/A	83.08904.0AE
AMC	AZC099-04S	N/A	83.09904.AAE




Left Rear USB Connector

WIDE PATTERN (MIN 500MA)
PLACE NEAR USB CONNECTOR




L114/L116 add for EMI


Design Current=1.5A



Need to place near Connector




Need to place near Connector




BOM1

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
USB3.0			
Size A4	Document Number		Rev
	CD1 DIS		SC
Date: Tuesday, December 13, 2011		Sheet 62 of 102	

Bluetooth Module conn.



Near BT1 BDC CONNECTOR



BOM1

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Bluetooth	
Size A4	Document Number CD1 DIS
Date Tuesday, December 13, 2011	Sheet 63 of 102
Rev SC	




www.chinafix.com

Wistron to PE

BOM1

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Finger Print Conn			
Size	Document Number	Rev	
A3	CD1 DIS	SC	
Date:	Tuesday, December 13, 2011	Sheet	64 of 102



WLAN S3 support		
	Enable	Disable
R6511	DY	ASM
U6501	ASM	DY
Q6502	ASM	DY
R6512	ASM	DY
R6513	ASM	DY
R6514	ASM	DY
C6501	ASM	DY

BOM1

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4


Document Number

CD1 DIS

Rev
SC

Date: Tuesday, December 13, 2011

Sheet 65 of 102



WWAN ASM/NON ASM

WWAN	YES	NO
WWAN1	ASM	No_ASM
SIM1	ASM	No_ASM
C6604	ASM	No_ASM
C6602	ASM	No_ASM
C6603	ASM	No_ASM

LOGIC

WWAN ISCT Funtion

Location	Disable 3G_PWRON	Enable 3G_PWRON
R6605	ASM	No_ASM
R6606	No_ASM	ASM
R6607	No_ASM	ASM
R6608	No_ASM	ASM
C6611	No_ASM	ASM
U6601	No_ASM	ASM
Q6602	No_ASM	ASM

LOGIC

Anti Theft Function

Location	AT No suport	AT suport
R6604	ASM	No_ASM
R6609	ASM	ASM
R6610	No_ASM	ASM
R6611	No_ASM	ASM
U6602	No_ASM	ASM
U6603	No_ASM	ASM
RN6601	No_ASM	ASM
R6612	No_ASM	ASM

LOGIC

Pin	Function	Definition
P1	Reserved	No Connect
P2	+3.3 V	3.3 V Source
P3	Reserved	No Connect
P4	GND	Return Current Path
P5	Reserved	No Connect
P6	+1.5 V	1.5 V Source
P7	Reserved	No Connect
P8	Reserved	No Connect
P9	GND	Return Current Path
P10	Reserved	No Connect
P11	Reserved	No Connect
P12	Reserved	No Connect
P13	Reserved	No Connect
P14	Reserved	No Connect
P15	GND	Return Current Path
P16	Reserved	No Connect
P17	Reserved	No Connect
P18	GND	Return Current Path
P19	Reserved	No Connect
P20	Reserved	No Connect
P21	GND	Return Current Path
P22	Reserved	No Connect
P23	+B	Host Receiver Differential Signal Pair
P24	+3.3 V	3.3 V Source
P25	-B	Host Receiver Differential Signal Pair
P26	GND	Return Current Path
P27	GND	Return Current Path
P28	+1.5 V	1.5 V Source
P29	GND	Return Current Path
P30	Two Wire Interface	Two Wire Interface Clock ²
P31	-A	Host Transmitter Differential Signal Pair
P32	Two Wire Interface	Two Wire Interface Data ²
P33	+A	Host Transmitter Differential Signal Pair
P34	GND	Return Current Path
P35	GND	Return Current Path
P36	Reserved	No Connect
P37	GND	Return Current Path
P38	Reserved	No Connect
P39	+3.3 V	3.3 V Source
P40	GND	Return Current Path
P41	+3.3 V	3.3 V Source
P42	Reserved	No Connect
P43	Reserved	No Connect
P44	Reserved	No Connect
P45	Vendor	Vendor Specific / Manufacturing Pin ³
P46	Reserved	No Connect
P47	Vendor	Vendor Specific / Manufacturing Pin ³
P48	+1.5 V	1.5 V Source
P49	DA/DSS	Device Activity Signal / Disable Staggered Spin-up
P50	GND	Return Current Path
P51	Presence Detection	Shall be pulled to GND by device ¹
P52	+3.3 V	3.3 V Source

BOM1

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

WWAN/mSATA

Size A3

Document Number

CD1 DIS

Rev SC

Date: Tuesday, December 13, 2011

Sheet 66 of 102



(Blanking)

BOM1

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number	Rev	
A3	CD1 DIS	SC	
Date: Tuesday, December 13, 2011		Sheet	67 of 102


(Blanking)

BOM1

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>LED Bard/Power Button</i>			
Size A4	Document Number CD1 DIS		Rev SC
Date:	Tuesday, December 13, 2011	Sheet 68 of	102

Keyboard Connector Top View


MB Pin	Description
1	Diag_Loop3 = GPIO_1 (TPC)
2	KS[7] = KBD S8
3	KS[6] = KBD S7
4	KS[4] = KBD S5
5	KS[2] = KBD S3
6	KS[5] = KBD S6
7	KS[1] = KBD S2
8	KS[3] = KBD S4
9	KS[0] = KBD S1
10	KSO[5] = KBD D6
11	KSO[4] = KBD D5
12	KSO[7] = KBD D8
13	KSO[6] = KBD D7
14	KSO[8] = KBD D9
15	KSO[3] = KBD D4
16	KSO[1] = KBD D2
17	KSO[2] = KBD D3
18	KSO[0] = KBD D1
19	KSO[12] = KBD D13
20	KSO[16] = KBD D17
21	KSO[15] = KBD D16
22	KSO[13] = KBD D14
23	KSO[14] = KBD D15
24	KSO[9] = KBD D10
25	KSO[11] = KBD D12
26	KSO[10] = KBD D11
27	NC (reserved for Caps LK LED)
28	NC (reserved for Num LK LED)
29	NC (reserved for Scroll LK LED)
30	GND



Near KB1

KBC_PWRBTN# TP81 TPAD60

Add for boot up



KROW0	1	AFTP40	AFTE14P-GP
KROW1	1	AFTP2	AFTE14P-GP
KROW2	1	AFTP3	AFTE14P-GP
KROW3	1	AFTP4	AFTE14P-GP
KROW4	1	AFTP5	AFTE14P-GP
KROW5	1	AFTP6	AFTE14P-GP
KROW6	1	AFTP7	AFTE14P-GP
KROW7	1	AFTP8	AFTE14P-GP
KCOL0	1	AFTP9	AFTE14P-GP
KCOL1	1	AFTP10	AFTE14P-GP
KCOL2	1	AFTP11	AFTE14P-GP
KCOL3	1	AFTP12	AFTE14P-GP
KCOL4	1	AFTP13	AFTE14P-GP
KCOL5	1	AFTP14	AFTE14P-GP
KCOL6	1	AFTP15	AFTE14P-GP
KCOL7	1	AFTP16	AFTE14P-GP
KCOL8	1	AFTP17	AFTE14P-GP
KCOL9	1	AFTP18	AFTE14P-GP
KCOL10	1	AFTP19	AFTE14P-GP
KCOL11	1	AFTP20	AFTE14P-GP
KCOL12	1	AFTP21	AFTE14P-GP
KCOL13	1	AFTP22	AFTE14P-GP
KCOL14	1	AFTP23	AFTE14P-GP
KCOL15	1	AFTP24	AFTE14P-GP
HOTKEY#	1	AFTP28	AFTE14P-GP
LED_PWR D	1	AFTP30	AFTE14P-GP
LED MUTE D#	1	AFTP32	AFTE14P-GP
LEDMICMUTE D#	1	AFTP34	AFTE14P-GP
VCC5B TP FUSE1	1	AFTP35	AFTE14P-GP
VCC3M TP FUSE1	1	AFTP36	AFTE14P-GP
TP4 RESET	1	AFTP37	AFTE14P-GP
KBC_PWRBTN#	1	AFTP39	AFTE14P-GP
KBC_BL_DTCT#	1	AFTP38	AFTE14P-GP
KBD_BL_PWM	1	AFTP41	AFTE14P-GP
TP4DATA	1	AFTP42	AFTE14P-GP
TP4CLK	1	AFTP43	AFTE14P-GP
KBL_PWR	1	AFTP44	AFTE14P-GP
	1	AFTP45	AFTE14P-GP

BOM1

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Key Board/Touch Pad		
Size	Document Number	Rev
A3	CD1 DIS	SC
Date:	Tuesday, December 13, 2011	Sheet 69 of 102




(Blanking)

BOM1

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Hall Sensor		
Size	Document Number	Rev
A4	CD1 DIS	SC
Date: Tuesday, December 13, 2011		Sheet 70 of 102

Golden Finger for Debug Board



BOM1

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Dubug connector	
Size	Document Number	Rev		SC
A3	CD1 DIS			
Date:	Tuesday, December 13, 2011	Sheet	71	of 102



(Blanking)

BOM1

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number	Rev	
A3	CD1 DIS	SC	
Date: Tuesday, December 13, 2011		Sheet	72 of 102



(Blanking)

BOM1

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A3	CD1 DIS		SC
Date: Tuesday, December 13, 2011		Sheet 73 of	102

(Blanking)

20.I0129.001			
Pin	TYPE	FUNCTION	RTS5138 NET
P1	SD	SD-CD	SP6
P2	SD	SD-WP	SP1
P3	SD	SD-DAT1	SP3
P4	SD	SD-DAT0	SP4
P5	MMC_PLUS	MMC-DATA7	SP5
P6	MemoryStick	MS-GND	GND
P7	SD	SD-GND	GND
P8	MMC_PLUS	MMC-DATA6	SP7
P9	MemoryStick	MS-BS	SP14
P10	SD	SD-CLK	SP8
P11	MemoryStick	MS-DATA1	SP12
P12	MemoryStick	MS-DATA0	SP9
P13	SD	SD-VCC	3D3V_CARD_S0
P14	MemoryStick	MS-DATA2	SP8
P15	SD	SD-GND	GND
P16	MemoryStick	MS-INS	SP2
P17	MMC_PLUS	MMC-DATA5	SP9
P18	MemoryStick	MS-DATA3	SP5
P19	SD	SD-CMD	SP10
P20	MemoryStick	MS-SCLK	SP1
P21	MMC_PLUS	MMC-DATA4	SP11
P22	MemoryStick	MS-VCC	3D3V_CARD_S0
P23	SD	SD-DATA3	SP12
P24	MemoryStick	MS-GND	GND
P25	SD	SD-DAT2	SP13
P26	SD	SD-WP COM /SDIO GND	GND
P27	SD	SD-CD COM /SDIO GND	GND
#1	XD	XD-CD	XD_CD#
#2	XD	XD-R/B	SP1
#3	XD	XD-RE	SP2
#4	XD	XD-CE	SP3
#5	XD	XD-CLE	SP4
#6	XD	XD-ALE	SP5
#7	XD	XD-WE	SP6
#8	XD	XD-WP-IN	SP7
#9	XD	XD-GND	GND
#10	XD	XD-D0	SP8
#11	XD	XD-D1	SP9
#12	XD	XD-D2	SP10
#13	XD	XD-D3	SP11
#14	XD	XD-D4	SP12
#15	XD	XD-D5	SP13
#16	XD	XD-D6	SP14
#17	XD	XD-D7	XD-D7
#18	XD	XD-VCC	3D3V_CARD_S0
#19	XD	XD-GND	GND

BOM1

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

SD/XD/MS/MMC Card CONN

CD1 DIS

Size
A3

Document Number

Rev
SC

Date: Tuesday, December 13, 2011

Sheet 74 of 102



(Blanking)

BOM1

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Express Card

Size
A4

Document Number

CD1 DIS

Rev
SC

Date: Tuesday, December 13, 2011

Sheet 75 of 102





(Blanking)

BOM1

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A3	CD1 DIS		SC
Date: Tuesday, December 13, 2011		Sheet 76 of 102	

	NO TPM	ST Micro ST19NP18ER28PVMK
U39	NO_ASM	ASM
C379	NO_ASM	ASM
C9203	NO_ASM	NO_ASM
R149	NO_ASM	ASM
R212	ASM	NO_ASM
R270	NO_ASM	ASM

↑
LOGIC



BOM1


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title TPM	
Size A3	Document Number CD1 DIS
Date: Tuesday, December 13, 2011	Sheet 77 of 102
Rev SC	



(Blanking)

BOM1

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A3	CD1 DIS		SC
Date: Tuesday, December 13, 2011		Sheet 78 of	102



LIS244AL		NO ACC.
R401	NO-ASM	ASM
R957	ASM	ASM
U65	ASM	NO-ASM
Q105	ASM	NO-ASM
R885	10-OHM	NO-ASM
C829	ASM	NO-ASM
C969	ASM	NO-ASM
C830	ASM	NO-ASM
C847	ASM	NO-ASM
R970	56K	NO-ASM
C956	ASM	NO-ASM
R969	56K	NO-ASM
C938	ASM	NO-ASM
C704	NO-ASM	NO-ASM
R344	NO-ASM	NO-ASM
C703	NO-ASM	NO-ASM
R125	ASM	ASM

Table

	Supplier	Vendo P/N	WISTRON P/N
1	ST	LIS34ALTR	74.00034.0BZ 41R0828AA
2	Kionix	KXTC8-2850	74.KXTC8.0BZ


Layout Comment :

(1) Place C586, C588, Q17, R415, R417, C584, C585, R420 close to U34.

(2) Avoid routing under DCDC switching area.

BOM1


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	Reserved
Size A3	Document Number
Date: Tuesday, December 13, 2011	Sheet 79 of 102
Rev SC	CD1 DIS



Supplier	Description	Wistron P/N
ROHM	BUL08-1FVJ-WGE2	72.BUL08.A0Q
NXP	PCA24S08ADP	72.24S08.A0Q
SANYO	LE26CAP08TT-TLM-H	72.26C08.00R

BOM1

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
RFID CD1 DIS	
Size A4	Document Number
Date: Tuesday, December 13, 2011	Sheet 80 of 102
Rev SC	



BOM1

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Reserved	
Size A3	Document Number CD1 DIS
Date: Tuesday, December 13, 2011	Sheet 81 of 102
Rev SC	

Reserve for
ISSC function
ECR105692

RJ45/AOU4/LED IF

LED IF COLOR

LEDFUEL0#	Orange
LEDFUEL1#	Green

9/27 modified


31 LAN_ACT_SYS#
31 SYS_MDI_0+
31 SYS_MDI_0-
31 SYS_MDI_1+
31 SYS_MDI_1-
31 SYS_MDI_2+
31 SYS_MDI_2-
31 SYS_MDI_3+
31 SYS_MDI_3-
31 LAN_LINK_SYS#
21 USB_P4P
21 USB_P4N
27 USB_AO_SEL
27 USB_PWR_EN2
21 USB_40C#

3D3V_LAN_S5

3D3V_S0 5V_S5 3D3V_S5




LED_BDC_ON# 63
DRIVE_LED# 17
MIC_DATA 29
MIC_CLK 29
USB_P13P 21
USB_P13N 21
LEDSUS# 27
LEDFUEL0# 27
LED_WIRELESS# 63,65,66
LEDFUEL1# 27
MIC_DET# 22
LID_CLOSE# 27




AUDIO JACK/MEDIA CARDREADER

AFTE14P-GP AFTP78 1 N115596552
AFTE14P-GP AFTP77 1
AFTE14P-GP AFTP116 1
AFTE14P-GP AFTP59 1
AFTE14P-GP AFTP59 1
AFTE14P-GP AFTP118 1
AFTE14P-GP AFTP117 1
AFTE14P-GP AFTP119 1
AFTE14P-GP AFTP120 1
AFTE14P-GP AFTP121 1


EXPRESS CARD



5,11,21,27,31,36,65,66,71,77,80,83



change symbol




BOM1




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			IO Board Connector	Rev
Size	Document Number	SC		
A3	CD1 DIS			
Date:	Tuesday, December 13, 2011	Sheet	82	of 102

4 PEG_RXP[15..0]
4 PEG_RXN[15..0]
4 PEG_TXP[15..0]
4 PEG_TXN[15..0]



18 PEG_CLKREQ#
18 CLK_PCIE_VGA
18 CLK_PCIE_VGA#
18 CLK_PCIE_VGA#






BOM1

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
GPU (3/5): DP/LVDS/CRT/GPIO			
Size	Document Number		Rev
A3	CD1 DIS		SC
Date: Tuesday, December 13, 2011		Sheet 85 of	102



Y1		
TXC 7M27000149	27MHZ 8.5PF 30PPM 4P	61Y9503AA
RIVER FCX-04-27000J51421	27MHZ 8.5PF 50PPM FCX-04	61Y9503BA

	HYNIX 1G	HYNIX 2G	SAMSUNG 1G	SAMSUNG 2G
RAM CFG [3:0]	0010	0110	0011	0111
R8633	15K	35.7K	20K	45.3K
Vendor P/N	H5TQ1G63DFR-11C	H5TQ2G63BFR-11C	K4W1G1646G-BC11	K4W2G1646C-HC11
Wistron P/N	72.51G63.H0U	72.52G63.A0U	72.41646.Q0U	72.42164.D0U

9/2: QS Sample Wistron P/N:71.0N13P.D0U , To Define ROM_SCLK & Strap2 in FVT. Need to update in BOM






9/2 DY R8632, R8635 change to Mount for GPU QS Sample for SDV

N13P-ES4-A1	Setting	ROM_SCLK	Strap2
	0x0DEF	0010	1111
		15Kohm pull-down	45Kohm pull-up



A







84 FBB_D[63:32] << >>








1D5V_VGA

VRAM8





1D5V_VGA

VRAM7




MT41J256M16RE-107-D-GP
SWG



MT41J256M16RE-107-D-GP
SWG


FOR VRAM7/VRAM8

1D5V_VGA



BOM1

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.




VID[6..0]
0100000 = 1.100V
0100100 = 1.050V
0101000 = 1.000V
0101100 = 0.950V
0110000 = 0.900V
0110100 = 0.850V
0111000 = 0.800V
0111100 = 0.750V



3D3V_S0 to 3D3V_VGA_S0 Transfer

12/8 SIT PQ9302


Design current = 330mA




1D05V_VGA

9/27 Modify for 1D05VGA power sequence issue

Design current = 3.4A



Discharge Circuit



1D5V_S3 to 1D5V_VGA_S0 trace need increase to avoid 1D5V_VGA_S0 DROP Voltage.




1D5V_VGA

change Low Rds(on) MOSFET


Design current = 6.27A (dGPU=4.23A, VRAM=2.24A)

1D5V_S0 to 1D5V_VGA trace need increase to avoid 1D5V_VGA DROP Voltage.

Park Madison Does Not Support BAC0, So follow Old Sequence
Seymour Whistler Robson Support BAC0, So Change Sequence




Discharge Circuit



9/2 PR9331.1 For Fixing RUN_ENABLE Gate Voltage Fail in SDV

BOM1

緯創資通		Wistron Corporation	
		21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichuan, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
DISCRETE VGA POWER			
Size A2	Document Number	CD1 DIS	Rev SC
Date: Tuesday, December 13, 2011		Sheet 93 of	102





www.chinafix.com

Wistron to PE

BOM1

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
GPIO Extender		
Size	Document Number	Rev
A4	CD1 DIS	SC
Date: Tuesday, December 13, 2011		Sheet 95 of 102














(Blanking)

BOM1

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A3	CD1 DIS		SC
Date: Tuesday, December 13, 2011		Sheet 96 of 102	1

12/6 RF Solution Table:

Location	CD DIS	CD UMA	BF UMA
C1427 33PF	No_ASM	No_ASM	ASM
EC4601 33PF	ASM	ASM	No_ASM
PC4126 33PF	ASM	ASM	No_ASM
PC4120 33PF	ASM	ASM	No_ASM
PC4613 33PF	ASM	ASM	No_ASM
C9705 33PF	ASM	ASM	No_ASM
PC4622 330PF	ASM	ASM	No_ASM
PR4612 2.2ohm	ASM	ASM	No_ASM
C9710 C9706 33PF	No_ASM	No_ASM	ASM
C935 0.1uF	No_ASM	No_ASM	ASM
S1 S2 Spring	No_ASM	No_ASM	ASM



BOM1


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
EMI Capacitors	
Size	Document Number
Custom	CD1 DIS
Date: Tuesday, December 13, 2011	Sheet 97 of 102
Rev	SC

BOM1		 Wistron Corporation 21F, 88, Sec. 2, Hsien Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Size A2		Document Number Change History CD1 DIS	
Date: Tuesday, December 13, 2011		Sheet 98 of	102
		SC	


Chief River Platform Power Sequence

(AC mode)

red word: KBC GPIO






NVIDIA



(DC mode)

red word: KBC GPIO







BOM1

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: Power Block Diagram	
Size: A3	Document Number: CD1 DIS
Date: Tuesday, December 13, 2011	Rev: SC
Sheet 100 of 102	


PCH SMBus Block Diagram




KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram



BOM1

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	

Thermal/Audio Block Diagram

Size
A3

Document Number

CD1 DISRev
SC

Date: Tuesday, December 13, 2011

Sheet 102 of 102