{"payload":{"header_redesign_enabled":false,"results":[{"id":"382976305","archived":false,"color":"#DAE1C2","followers":1,"has_funding_file":false,"hl_name":"upaengineering/TD4_SV","hl_trunc_description":"TD4 (4bit CPU) written by System Verilog","language":"SystemVerilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":382976305,"name":"TD4_SV","owner_id":86935929,"owner_login":"upaengineering","updated_at":"2021-07-05T01:22:00.596Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":64,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aupaengineering%252FTD4_SV%2B%2Blanguage%253ASystemVerilog","metadata":null,"csrf_tokens":{"/upaengineering/TD4_SV/star":{"post":"thCZE2QiPpJLxMWkmsCQTvv-DHPOfFEvkBmxmXvwBviapmR7Xbx1w45gTdC1WzIwm1IfIsjX5eqEVUx26NqCnw"},"/upaengineering/TD4_SV/unstar":{"post":"kXTXXF9mPKwK8gM7IcuHXA8hWvAf34eP6C7hEyUlMQt_LkFLjCxkk6YCOyiSrSf9-pcqUtF1szPhb6rvH8bXJQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"vkdGePbrTa9POMIcLQTIzarPS9j1SFFvTFHbvchfImwZVYUkXqRsTcAPg34FfdkCZH4skvZaLKwRAO4thre59w"}}},"title":"Repository search results"}