Input/Output Systems and Peripheral Devices


Srinivasan Ramachandran

April 7, 2025

Peripheral Devices

Categories of Peripheral Devices


- Input Devices: Keyboard, Mouse, Scanner
- Output Devices: Monitor, Printer, Speakers
- Storage Devices: HDD, SSD, Flash Drives
- Communication Devices: NIC, Modem




I/O Interface

Purpose of I/O Interface

- Resolve differences between CPU and peripherals
- Data format conversion (serial to parallel)
- Voltage level matching
- Protocol handling



I/O Interface Explained



Practice Problem 1: I/O Interface

Problem

An I/O interface has the following status register format:

- Bit 0: Device Ready (1 = ready)
- Bit 1: Error Flag (1 = error)
- Bit 2: Data Direction (1 = input)
- Bits 3-7: Reserved

Interpret the status register value 0x05 (00000101 in binary).

Practice Problem 1: I/O Interface

Problem

An I/O interface has the following status register format:

- Bit 0: Device Ready (1 = ready)
- Bit 1: Error Flag (1 = error)
- Bit 2: Data Direction (1 = input)
- Bits 3-7: Reserved

Interpret the status register value 0x05 (00000101 in binary).

Solution

- Binary: 00000101
- ullet Bit 0 (Ready): $1 o \mathsf{Device}$ is ready
- Bit 1 (Error): $0 \rightarrow No error$
- ullet Bit 2 (Direction): 1 oInput operation
- The device is ready for input with no errors.


I/O Bus vs Memory Bus

I/O Bus Characteristics

- Connects CPU to peripherals
- Slower speed
- Supports multiple protocols
- Examples: USB, PCI, SATA

Memory Bus Characteristics


- Connects CPU to memory
- High speed
- Optimized for bulk transfers
- Examples: DDR, FSB



Interrupts and Types

Interrupt Handling Sequence

- Device raises interrupt request
- ② CPU finishes current instruction
- OPU saves program state
- OPU jumps to ISR (Interrupt Service Routine)
- ISR executes and returns
- OPU restores state and continues



Practice Problem 2: Interrupt Priorities

Problem

A system has three interrupt sources with the following characteristics:

Device	Priority	ISR Time	Frequency
Disk	High	$50~\mu \mathrm{s}$	100/sec
Network	Medium	$30 \mu s$	200/sec
Keyboard	Low	10μ s	500/sec

Calculate the percentage of CPU time spent handling interrupts.

Practice Problem 2: Interrupt Priorities

Problem

A system has three interrupt sources with the following characteristics:

Device	Priority	ISR Time	Frequency
Disk	High	50 μ s	100/sec
Network	Medium	$30 \mu s$	200/sec
Keyboard	Low	$10 \mu s$	500/sec

Calculate the percentage of CPU time spent handling interrupts.


Solution

- \bullet Disk: 100 imes \$50 μ s = 5,000 μ s
- Network: 200 imes 30 μ s = 6,000 μ s
- Keyboard: 500 imes 10 μ s = 5,000 μ s
- Total per second: 16,000 μ s (1.6 % of CPU time)

Data Transfer Method: Programmed I/O

Programmed I/O

- CPU actively checks device status in a loop (polling)
- Simple to implement but inefficient
- High CPU involvement even when device is not ready
- Example: Polling a keyboard input in simple embedded systems



CPU repeatedly polls the device, consuming processing time regardless of I/O readiness.

Data Transfer Method: Interrupt-Driven I/O

Interrupt-Driven I/O

- Device notifies CPU via an interrupt signal when ready
- CPU pauses current task to handle I/O via an ISR (Interrupt Service Routine)
- Reduces CPU idle time compared to polling
- Example: Mouse movement or USB plug-in triggers interrupt




CPU only responds when the device signals readiness, improving efficiency.

Data Transfer Method: Direct Memory Access (DMA)

Direct Memory Access (DMA)

- DMA controller handles data transfer between memory and I/O
- CPU is involved only during initialization and completion
- Highly efficient for large/burst transfers (e.g., audio, video, sensors)
- Example: Transferring sensor data to memory in real-time systems




CPU delegates the transfer to DMA, which communicates directly between memory and device.

DMA Operation: Step-by-Step

- CPU initializes DMA Controller:
 - Source and destination addresses
 - Number of bytes to transfer
 - Control mode (read/write, burst/single, etc.)
- ② DMA requests control of system bus (HOLD)
- CPU acknowledges bus request (HLDA)
- DMA performs direct memory transfer
- O DMA releases the bus
- ODMA sends an interrupt to CPU upon completion

DMA Operation: Signal Timeline



This timeline shows how DMA takes control, performs transfer, and notifies CPU. HLDA = Hold and Acknowledge

Why Use DMA?

- Improves Performance: Frees CPU from data transfer overhead.
- Efficient for High-Speed I/O: Ideal for audio, video, sensor streams.
- Reduces Latency: Allows parallel CPU and device operation.
- Scalable: Works with burst transfers and large data blocks.

DMA is critical for real-time and high-throughput embedded systems.

Practice Problem 3: DMA vs Programmed I/O

Problem

Compare the efficiency of transferring 1MB of data using:

- Programmed I/O: 1000 CPU cycles per byte
- DMA: 1000 cycles setup, 10 cycles per 512-byte block

Calculate the total cycles required for each method with a 1GHz CPU.

Practice Problem 3: DMA vs Programmed I/O

Problem

Compare the efficiency of transferring 1MB of data using:

- Programmed I/O: 1000 CPU cycles per byte
- DMA: 1000 cycles setup, 10 cycles per 512-byte block

Calculate the total cycles required for each method with a 1GHz CPU.

Solution

- \bullet Programmed I/O: 1,048,576 \times 1000 = 1,048,576,000 cycles (1.05s)
- DMA: $1000 + (1,048,576/512 \times 10) = 1000 + 20,480 = 21,480$ cycles (21.48 μ s)
- DMA is 50,000 times more efficient!


Priority Interrupt Systems

Daisy Chain

- Hardware priority
- Devices connected in series
- Closest to CPU has highest priority

Polling


- Software priority
- ISR checks devices in order
- Flexible but slower



Input-Output Processor (IOP)

Why Use an IOP?

- Offloads routine and complex I/O processing from the CPU
- Executes channel programs independently
- Enables parallel I/O and computation
- Improves system efficiency and scalability




Channel Programs

What is a Channel Program?

A **channel program** is a sequence of I/O instructions executed by an I/O Processor (IOP) or channel subsystem. It manages data transfer between memory and I/O devices *independently of the CPU*.

Key Features

- Offloads I/O from CPU
- Executes multiple I/O steps
- Supports conditional logic
- Used in mainframes and DMA-capable systems



Practice Problem 4: IOP Performance

Problem

A system with IOP can process I/O operations in parallel with CPU execution. For a workload with:

- 60ms computation
- 40ms I/O (can be fully overlapped)

Compare execution time with and without IOP.

Practice Problem 4: IOP Performance

Problem

A system with IOP can process I/O operations in parallel with CPU execution. For a workload with:

- 60ms computation
- 40ms I/O (can be fully overlapped)

Compare execution time with and without IOP.

Solution

- Without IOP: 60 + 40 = 100ms (sequential)
- With IOP: max(60,40) = 60ms (parallel)
- 40% reduction in execution time

Key Takeaways

- I/O interfaces resolve device-CPU mismatches
- Interrupts improve efficiency over polling
- DMA minimizes CPU involvement in transfers
- Priority schemes manage multiple devices
- IOPs provide parallel I/O processing

Final Exam Question

Describe what happens when a keyboard key is pressed in a system using interrupt-driven I/O, from the electrical signal to the application receiving the character. Include all hardware and software components involved.