JL7006A Datasheet

Zhuhai Jieli Technology Co.,LTD

Version: 1.1

Date: 2022.07.13

Copyright © Zhuhai Jieli Technology Co.,LTD. All rights reserved.

JL7006A Features

CPU

- 32bit Dual-Issue DSP
- Up to 160MHz programmable processor
- With IEEE754 Single precision FPU
- With cordic accelerate engine
- Advanced debug with 8 hardware breakpoints/watchpoints
- Advanced system execption capture unit

Interrupt

- Support for up to 64 interrupts with 8 priority level
- NMI supported
- SWI supported, with configurable priority
- Low power wake up by polling pending
 12 IO interrupts for low power wake up

DSP Audio Processing

- SBC, AAC Audio decodes supported for BT audio
- mSBC voice codec supported for BT phone
- Supports MP2, MP3, WMA, APE, FLAC, AAC, MP4, M4A, WAV, AIF, AIFC audio decoding
- Packet Loss Concealment (PLC) for voice processing
- Single/Dual MIC Environmental Noise Cancellation (ENC)
- Multi-band DRC limiter
- 20-band EQ configuration for voice Effects

Audio Codec

- Two channels 24-bit DAC, SNR >= 102dB
- Two channels 24-bit ADC, SNR >= 95dB
- DAC Sampling rates of 8kHz/11.025kHz/16kHz/22.05kHz/24kHz/ 32kHz/44.1kHz/48kHz/64kHz/88.2kHz/ 96kHz are supported
- ADC Sampling rates of 8kHz/11.025kHz/16kHz/22.05kHz/24kHz/32kHz/44.1kHz/48kHz are supported

- Two analog MIC amplifier, build-in MIC bias generator
- Supports Four PDM digital MIC inputs
- Two channels analog AUX, supports Stereo
- Supports cap-less, single-ended, and One differential mode at the DAC path
- Supports 16ohm and 32ohm Speaker loading

ANC

- ANC processing engine up to 750 kHz sample rate
- * 7.5μs analog to analog latency
- Supports 4 digital microphone inputs, 2 differential or single-ended analog inputs for ANC
- Supports 2 channels Feed-Forward, Feed-Back, Hybrid ANC
- ANC module include 20 double precision
 Biquad filters for each FF/FB/ music
 compensation control

Bluetooth

- Compliant with Bluetooth
 V5.3+BR+EDR+BLE specification
- Meet class2 and class3 transmitting power requirement
- Support GFSK and DQPSK all packet types
- Provides maximum +10dbm transmitting power
- EDR receiver with minimum -94dBm sensitivity
- Fast AGC for enhanced dynamic range
- Supports a2dp\avctp\avdtp\avrcp\hfp\spp\smp\att\gap\ gatt\rfcomm\sdp\l2cap profile
- a2dp 1.3.2\avctp 1.4\avdtp 1.3\ avrcp 1.6.2\ hfp 1.8 \spp 1.2\rfcomm 1.1\pnp 1.3\ hid 1.1.1\sdp core5.3\l2cap core 5.3

2

Peripherals

- One full speed USB 2.0 OTG controller
- Six multi-function 32-bit timers, support capture and PWM mode
- Three full-duplex basic UART, UART0 \ UART1 support DMA mode
- One hardware IIC interface supports host and device mode
- Four Built-in low power Cap Sense Keys
- LED controller, support 2LED control by one
- 10-bit ADC for analog sampling
- External wake up/interrupt on all GPIOs
- Crossbar IO support: timer\SPI\SDC\IIC \UART\RDEC\ALINK\PLINK

PMU

Low voltage LDO and DC-DC for internal digital and analog circuit supply

- Soft-off mode current:
 Build-in LP_Touch off: ≤2uA
 - Build-in LP_Touch on: ≤13uA
- Built-in LDO and DC-DC for the core, I/O, Bluetooth and flash
- **VBAT** is 2.2V to 4.4V
- VDDIO is 2.2V to 3.6V

Packages

QFN32(4mm*4mm)

Temperature

- Operating temperature: -40°C to + 85°C
- Storage temperature: -65°C to + 150°C

Applications

- Bluetooth TWS Earphones
- Bluetooth TWS ANC Earphones

1 Pin Definition

1.1 Pin Assignment




Figure 1-1 JL7006A Package Diagram

1.2 Pin Description

Table 1-1 JL7006A Pin Description

PIN NO.	Name	I/O Type	Drive (mA) 4 level	Function	Other Function
1	VCM	P	/		DAC reference voltage
2	DACLN	О	/		Different DAC Left Negative Channel
3	DACLP	О	/		Different DAC Left Positive Channel
4	PB8	I/O	2.4~64	GPIO	AIN_B0; MIC1: MIC1 Input Channel; MIC1_P: Different MIC1 Positive; AMUX_B0: Analog Channel B0 L/R Input; UART0RXB: Uart0 Data Input(B); CAP4: Timer4 Capture.
5	PB7	I/O	2.4~64	GPIO	AIN_B1; MIC_BIAS1: MIC1 Bias Output; MIC1_N: Different MIC1 Negative; AMUX_B1: Analog Channel B1 L/R Input; UART0TXB: Uart0 Data Output(B).
6	PB4	I/O	2.4~64	GPIO	LP_TH3: Low Power Touch Channel 3; ADC8: ADC Input Channel 8; TMR2: Timer2 Clock Input; LVD.
7	PGND	P	1		DCDC Ground
8	SW	P	/		DCDC switch output, connected to inductor
9	VBAT	PI	/		Power Supply, connect to battery
V		PI	1		Charge Power Input;
			Selection of the select		High Voltage Resistance I/O;
10	VPWR	I/O	8	GPIO	UART0TXC: Uart0 Data Output(C); UART0RXC: Uart0 Data Input(C); PWM3: Timer3 PWM Output; CAP1: Timer1 Capture.
11	IOVDD	PO	/		IO Power 3.3v
12	BTVDD	PO	/	GPIO	BT Power
12	PB3	I/O	2.4~64	GPIO	
13	EVDD	РО	/		EVDD: Supply voltage to Peripherals
14	PB2	I/O	2.4~64	GPIO	LP_TH2: Low Power Touch Channel 2; ADC7: ADC Input Channel 7; CAP5: Timer5 Capture;

					UART2RXC: Uart2 Data Input(C);
					SPI2DOC: SPI2 Data Out(C);
	P00	I/O	8		Test pin
	100	110			Long Press Reset;
					LP TH1: Low Power Touch Channel 1;
15	PB1	I/O	2.4~64	GPIO	UART2TXC: Uart2 Data Output(C);
	I Bi	1/0	2.4~04	(pull up)	ADC6: ADC Input Channel 6;
					SPI2CLKC: SPI2 Clk(C).
16	BTRF	/	/		BT Antenna
<u> </u>		/	/		XOSC In
17	XOSCI	I	·		
18	XOSCO	0	/		XOSC Out
					SD0CLKA: SD0 Clock(A);
					UART2RXD: Uart2 Data Input(D);
19	PC5	I/O	2.4~64	GPIO	SPI1DOB: SPI1 Data Out(B);
					ALNK_DAT3(B): Audio Link Data3(B);
			/		IIC_SDA_B: IIC SDA(B);
					ADC5: ADC Input Channel 5.
					SD0CMDA: SD0 CMD(A);
	PC4	I/O	2.4~64	GPIO	UART2TXD: Uart2 Data Output(D);
					SPI1CLKB: SPI1 Clock(B);
20					ALNK_DAT2(B): Audio Link Data2(B);
					IIC_SCL_B: IIC SCL(B);
				N N	ADC4: ADC Input Channel 4;
		1	`		PWM4: Timer4 PWM Output.
				7 /	SD0DATA: SD0 Data(A);
					UARTORXD: Uart0 Data Input(D);
2.1	n.co	1/0		anva a	SPI1DIB: SPI1 Data In(B);
21	PC3	1/0	2.4~64	GPIO	ALNK_LRCK(B): Audio Link Word
	4				Select(B);
					IIC_SDA_C: IIC SDA(C);
					TMR3: Timer3 Clock Input.
					ALNK_SCLK(B): Audio Link Serial Clock(B);
22	PC2	I/O	2.4~64	GPIO	IIC_SCL_C: IIC SCL(C);
	,				UARTOTXD: Uart0 Data Output(D);
					TMR1: Timer1 Clock Input.
					UART1RXD: Uart1 Data Input(D);
23	USBDM	I/O	4	USB Negative Data	IIC_SDA_A: IIC SDA(A); ADC11: ADC Input Channel 11;
23	OSDDM	1/0	+	OSD Negative Data	SPI2DOB: SPI2 Data Out(B);
					ISP_DI.
					UART1TXD: Uart1 Data Output(D);
24	USBDP	I/O	4	USB Positive Data	IIC_SCL_A: IIC SCL(A);
					IIC_SCL_A; IIC SCL(A),


4

					ADC10: ADC Input Channel 10;
					SPI2CLKB: SPI2 Clock(B);
					ISP CLK.
					ALNK LRCK(A): Audio Link Word
					Select(A); Audio Ellik Word
25	PA8	I/O	2.4~64	GPIO	UART2RXB: Uart1 Data Input(B);
23	1 Ao	1/0	2.4~04	GI IO	PLNK DAT1: PLNK Data1;
					ADC3: ADC Input Channel 3.
					ALNK SCLK(A): Audio Link Serial
					_ ()
26	PA7	I/O	2.4~64	GPIO	Clock(A);
					UART2TXB: Uart0 Data Output(B);
					TMR0: Timer0 Clock Input;
					ALNK_DAT3(A): Audio Link Data3(A);
				A y	UARTORXA: Uart1 Data Input(A);
					PLNK_DAT0: PLNK Data0;
27	PA6	I/O	2.4~64	GPIO	IIC_SDA_D: IIC SDA(D);
			_ A		ADC2: ADC Input Channel 2;
					CAP0: Timer0 Capture;
					SPI2DOA: SPI2 Data Out(A).
					ALNK_DAT2(A): Audio Link Data2(A);
					UARTOTXA: Uart0 Data Output(A);
			1		PLNK_SCLK: PLNK Serial Clock;
28	PA5	I/O	2.4~64	GPIO	IIC_SCL_D: IIC SCL(D);
					ADC1: ADC Input Channel 1;
	1		_		PWM5: Timer5 PWM Output;
1		4			SPI2CLKA: SPI2 Clock(A).
			\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		ALNK_DAT0(A): Audio Link Data0(A);
)	7	UART2TXA: Uart2 Data Output(A);
	PA3	I/O	2.4~64	GPIO	ADC0: ADC Input Channel 0;
V					PWM1: Timer1 PWM Output;
			all the same of th		ISP_DO.
	17/7				AIN_A1;
29					ALNK_MCLK(A): ALNK Master Clock(A);
	W'				MIC_BIAS0: MIC0 Bias Output;
1//	ΡΔ2	1/0	2 4 - 61	GPIO	MIC0_N: Different MIC0 Negative;
	172	1.0	2.7~04	0110	AMUX_A1: Analog Channel A1 L/R Input;
					CAP3: Timer3 Capture;
					UART1RXC: Uart1 Data In(C);
					CLKOUT1.
					AIN_A0;
20	DAI	1/0	21.61	GPIO	MIC0: MIC0 Input Channel;
30	rAi	1/0	∠.4~04	GLIO	MIC0_P: Different MIC0 Positive;
I					AMUX_A0: Analog Channel A0 L/R Input;
30	PA2	I/O	2.4~64	GPIO GPIO	MIC_BIAS0: MIC0 Bias Output; MIC0_N: Different MIC0 Negative; AMUX_A1: Analog Channel A1 L/R Input; CAP3: Timer3 Capture; UART1RXC: Uart1 Data In(C); CLKOUT1. AIN_A0; MIC0: MIC0 Input Channel;

5

					PWM0: Timer0 PWM Output;
					UART1TXC: Uart1 Data Output(C).
31	PA0	I/O	2.4~64	GPIO	MIC_LDO: MIC Power Supply
32	DAVSS	P	/		Analog Ground
/	Bom	P	/		Ground

P: Power or Ground PO:Power Output PI:Power Input I/O:Input or Output I:Input O:Output



2 Electrical Characteristics

2.1 Absolute Maximum Ratings

Table 2-1

Symbol	Parameter	Min	Max	Unit
Topt	Operating temperature	-40	+85	°C
Tstg	Storage temperature	-65	+150	°C
VBAT	Supply Voltage	-0.3	4.5	V
VPWR	Charger Voltage	-0.3	6	V
V _{3.0IO}	3.0V IO Input Voltage (IOVDD)	-0.3	3.6	V

Note: The chip can be damaged by any stress in excess of the absolute maximum ratings listed below.

2.2 PMU Characteristics

Table 2-2

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
VBAT	Voltage Input	2.2	3.7	4.4	V	
VPWR	Charger supply Voltage	4.5	5.0	5.5	V	
Normal mode		<)/		
IOVDD	Voltage output	~ –	3.0	-	V	VBAT = 4.2V, 10mA loading
10 v DD	Loading current	1	I	100	mA	IOVDD=3.0V@VBAT = 4.2V
BTVDD	Voltage output	\	1.25	1	V	IOVDD=3.0V, 10mA loading
БІУДД	Loading current	_	7-/	60	mA	BTVDD=1.25V@IOVDD=3.0v
EVDD	Voltage output	1	1.1	1	V	BTVDD=1.25V, 1mA loading
EVDD	Loading current		_	5	mA	EVDD=1.1V@BTVDD=1.25v
LP mode		- Silver				
IOVDD	Loading current			5	mA	IOVDD=3V@VBAT = 4.2V

2.3 Battery Charge

Table 2-3

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
VPWR	Charge Input Voltage	4.5	5	5.5	V	_
V_{Charge}	Charge Voltage	4.15	4.2	4.25	V	VPWR>4.5V

		4.30	4.35	4.40	V	VPWR>4.65V
${ m I}_{ m Charge}$	Charge Current	20		200	mA	Charge current at fast charge mode
I_{Trikl}	Trickle Charge Current	20	45	70	mA	$V_{BAT} < V_{Trikl}$

2.4 IO Input/Output Electrical Logical Characteristics

Table 2-4

IO input ch	aracteristics		A			
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
V _{IL}	Low-Level Input Voltage	-0.3	-	0.3* IOVDD	V	IOVDD = 3.0V
$ m V_{IH}$	High-Level Input Voltage	0.7* IOVDD	-	IOVDD+0.3	v	IOVDD= 3.0V
IO output o	characteristics	1		11/1	7	
V _{OL}	Low-Level Output Voltage	_	-	0.33	V	IOVDD= 3.0V
V _{ОН}	High-Level Output Voltage	2.7	- /	7 7	V	IOVDD = 3.0V

2.5 Internal Resistor Characteristics

Table 2-5

Port	Drive(mA)	Internal Pull-Up Resistor	Internal Pull-Down Resistor	Comment		
PA0~PA8 PB1~PB9 PC2~PC5	2.4 8 26.4 64	10K	10K	 PB1 default pull up USBDM & USBDP default pull 		
PP0(VPWR), P00	8	10K	10K	Down 3 、 PC0, PP0(VPWR), P00 are high voltage resistance to 5V		
USBDP	4	1.5K	15K	4. internal pull-up/pull-down		
USBDM	4	180K	15K	resistance accuracy ±20%		

2.6 DAC Characteristics

Table 2-6

Parameter	Min	Тур	Max	Unit	Audio Format	Test Conditions
Frequency Response	20	_	20K	Hz	_	Differential Mode
Output Swing		0.55	0.72	Vrms		1KHz/0dB

THD+N		_	-78.0	_	dB	PCM	32 ohm loading
InD⊤N		_	-69.6	_	dB	SBC	With A-Weighted
S/N		_	100	_	dB	PCM	Filter
5/N		_	99.2	_	dB	SBC	
		_	100.2	_	dB	PCM	Differential Mode
							1KHz/-60dB
Dynamic Range		-	99.6	-	dB	SBC	32 ohm loading With A-Weighted Filter
Noise Floor			6.0		uV	_	A-Weighted Filter
DAC Output Powe	r	_	9.5	16.2	mW	-	Differential Mode 320hm loading

2.7 ADC Characteristics

Table 2-7

Parameter	Min	Тур	Max	Unit	Test Conditions
Dynamic Range		95		dB	Fsample=44.1kHz Fin=1KHz 2mVpp Input
S/N	/ _	95	<u> </u>	dB	Г 1 44 11 11
THD+N	_	-72	_	dB	Fsample=44.1kHz Fin=1KHz 2Vpp Input
Crosstalk		-80	_	dB	riii—rkriz 2 v pp input

2.8 BT Characteristics

2.8.1 Transmitter

Basic Data Rate

Table 2-8

Parameter		Min	Тур	Max	Unit	Test Conditions
RF Transmit P	ower		8	10	dBm	
RF Power Control Range			18.3		dB	25℃,
20dB Bandw	idth		950		KHz	Power Supply
Mp.	+2MHz		-40		dBm	VBAT=3.7V
Adjacent Channel	-2MHz		-38		dBm	2441MHz
Transmit Power	+3MHz		-44		dBm	2 Layer Board
	-3MHz		-35		dBm	2 Day of Doute

Enhanced Data Rate

Table 2-9

Parameter		Min	Тур	Max	Unit	Test Conditions
Relative Po	wer		-1.2		dB	
	DEVM RMS	6	11.4		%	25℃,
π/4 DQPSK	DEVM 99%	10	20.0		%	Power Supply
Modulation Accuracy	DEVM Peak	15	25.3		%	
·	+2MHz		-40		dBm	VBAT=3.7V
Adjacent Channel	-2MHz		-38		dBm	2441MHz
Transmit Power	+3MHz		-44		dBm	2 Layer Board
	-3MHz		-35		dBm	

2.8.2 Receiver

Basic Data Rate

Table 2-10

Paramete	Min	Тур	Max	Unit	Test Conditions	
Sensitivit	y		-92		dBm	25%
Co-channel Interferer	ace Rejection		-10		dB	25℃,
	+1MHz		+4		dB	Power Supply
	-1MHz		+2		dB	VBAT=3.7V
Adjacent Channel	+2MHz	_()	+38		dB	2441MHz
Interference Rejection	-2MHz		+38	Y	dB	DH5
	+3MHz		>+40		dB	2 Layer Board
	-3MHz	11	+34	y	dB	2 Layer Board

Enhanced Data Rate

Table 2-11

Parameter		Min	Тур	Max	Unit	Test Conditions
Sensitivit	Sensitivity		-94		dBm	25°0
Co-channel Interferer	nce Rejection		-11		dB	25°C,
	+1MHz		+4		dB	Power Supply
	-1MHz		+2		dB	VBAT=3.7V
Adjacent Channel	+2MHz		+38		dB	2441MHz
Interference Rejection	-2MHz		+38		dB	2DH5
	+3MHz		>+40		dB	2 Layer Board
	-3MHz		+34		dB	2 La, or Bourd

2.9 ESD Protectio

Table 2-11


Parameter	Тур.	Test pin	Reference standard
Human Body Mode	±4KV	All pins	JEDEC EIA/JESD22-A114
Machine Mode	±200V	All pins	JEDEC EIA/JESD22-A115
Charge Device Model	±1KV	All pins	JEDEC EIA/JESD22-C101F
Latch up	±200mA	All GPIO pins	JEDEC STANDARD NO.78E
	1.5xVopmax	All power pins	JEDEC STANDARD NO./8E

Note: 1.5xVopmax = 1.5 times maximum operating voltage.



3 Package Information


3.1 QFN32_4.0x4.0



SYMBOL	M	ILLIMETI	ER	ı
SIMBOL	MIN	NOM	MAX]
A	0.70	0.75	0.80	
A1	0	0.02	0.05]
ь	0.15	0.20	0.25]
c	0.18	0.20	0.25	1
D	3, 90	4.00	4.10	
D 2	2.60	2.65	2.70]
e		0. 40BSC		
Nd		2. 80BSC]
E	3. 90	4.00	4. 10]
E2	2.60	2.65	2.70]
Ne		2. 80BSC		1
K	0.20	=	-	1
L	0.35	0.40	0.45	1
L1	0.30	0.35	0.40	1
L2	0.15	0. 20	0.25],
h	0.30	0.35	0, 40	1
L/F载体尺寸 (361)		112*11	2	1

Figure 3-1 JL7006A Package

4 IC Marking Information



- ① LLLLLLL: Production Batch
- ② JL700Nx: Chip Model
- ③ x: Built-in flash size
 - 0: No Flash Memory
 - 2: 2Mbit Flash
 - 4: 4Mbit Flash
 - 8: 8Mbit Flash
 - 6: 16Mbit Flash
 - 3: 32Mbit Flash

5 Solder-Reflow Condition




Figure 5-1 Classification Reflow Profile

Classification Profiles

Table 5-1

	Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly
	Temperature Min (T _{smin})	100℃	150℃
Preheat	Temperature Max (T _{smax})	150℃	200℃
/Soak	Time (ts) from (T _{smin} to T _{smax})	60-120 seconds	60-180 seconds
Average	ramp-up rate (T _{smax} to T _p)	3℃/second max	3 ℃/second max
Liquidou	s temperature (T _L)	183℃	217℃
Time (t _L) maintained above T _L		60-150 seconds	60-150 seconds
Peak package body temperature (T _p)		See Table 5-2	See Table 5-3
	hin 5°C of actual pperature (tp)²	10-30 seconds	20-40 seconds
Ramp-do	wn rate (T _p to T _L)	6°C/second max	6℃/second max
Time 25°	C to peak temperature	6 minutes max	8 minutes max

Note 1: All temperatures refer to topside of the package, measured on the package body surface.

Note 2: Time within 5°C of actual peak temperature (tp) specified for the reflow profiles is a "supplier" minimum and "user" maximum.

SnPb - Classification Temperature

Table 5-2

Package	Volume mm ³	Volume mm ³
Thickness	< 350	≥ 350
<2.5 mm	240 +0/-5°C	225 +0/-5°C
≥2.5 mm	225 +0/-5°C	225 +0/-5℃

<u>Pb-free - Classification Temperature</u> Table 5-3

Package	Volume mm ³	Volume mm ³	Volume mm ³
Thickness	< 350	350 - 2000	> 2000
< 1.6mm	260℃	260℃	260℃
1.6 mm - 2.5mm	260℃	250℃	245℃
> 2.5mm	250℃	245℃	245℃



6 Revision History

Date	Revision	Description
2022.05.14	V1.0	Initial Release
2022.07.13	V1.1	Update Soft-off mode current consumption

