



Faculty of Engineering
Computer Engineering Department

Computer Architecture Lab Project **” MIPS processor Simulation”**

Submitted to:

Dr. Khaled Badran

Faculty of Engineering, Computer Engineering Department

Computer Architecture (21COMP05I)

Submitted by:

Name: Mahmoud Ashraf Mahmoud Ahmed, ID: 204858, Group: A2

Name: Abdelrahman Mostafa, ID: 206395, Group: A2

Name: Pierre Tamer, ID: 198987, Group: A2

Name: Tomas Ehab, ID: 181954, Group: A2

April 2022, Cairo

Table of Contents

I. Introduction	1
II. VHDL Coding & Simulation of Single Blocks.....	2
1. Adder Block	2
2. Sign Extend.....	3
3. 2x1 MUX 32 bits & 5 bits.....	4
4. Program Counter	6
5. Shift Left 2	7
6. Register File	8
7. Instruction Memory	10
8. Data Memory	12
9. ALU Control	14
10. ALU.....	15
11. Control Unit.....	17
III. VHDL Coding & Simulation of MIPS CPU.....	20

I. Introduction

The MIPS processor, developed by Stanford University researchers in 1984, is a RISC (Reduced Instruction Set Computer) processor.

RISC processors usually support fewer and simpler instructions than CISC (Complex Instruction Set Computer) counterparts (such as Intel Pentium processors).

The concept is, however, that because of its simpler design, a RISC processor can be made much faster than a CISC processor.

Nowadays, it is widely accepted that RISC processors are more efficient than CISC processors; in fact, the only popular CISC processor still in use (Intel Pentium) internally translates CISC instructions into RISC instructions before they are executed.

All code for this project can be accessed from: <https://github.com/uptotec/comparch-project-s2>

2. Sign Extend



```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity SignExtend is
5      Port ( a : in  STD_LOGIC_VECTOR (15 downto 0);
6            b : out  STD_LOGIC_VECTOR (31 downto 0));
7  end SignExtend;
8
9  architecture rtl of SignExtend is
10 begin
11     process(a)
12     begin
13         if a(15)='0' then
14             b(31 downto 16) <="0000000000000000";
15             b(15 downto 0) <=a;
16         else
17             b(31 downto 16) <="1111111111111111";
18             b(15 downto 0) <=a;
19         end if;
20     end process;
21 end rtl;
```

/signextend/a	0000000000000001	0000000000000001				
/signextend/b	00000000000000000000000000000001	00000000000000000000000000000001				

/signextend/a	1000000000000001	0000000000000001	1000000000000001			
/signextend/b	11111111111111110000000000000001	000000000000000000000000000001	111111111111111100000000000001			

force -freeze sim:/signextend/a 16#0001 0

run

force -freeze sim:/signextend/a 10000000000000001 0

run

3. 2x1 MUX 32 bits & 5 bits



```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity MUX2_1_5bit is
5      Port ( a : in  STD_LOGIC_VECTOR (4 downto 0);
6            b : in  STD_LOGIC_VECTOR (4 downto 0);
7            sel : in  STD_LOGIC;
8            output : out  STD_LOGIC_VECTOR (4 downto 0));
9  end MUX2_1_5bit;
10
11 architecture rtl of MUX2_1_5bit is
12
13 begin
14 process(a,b,sel)
15
16 begin
17
18 if(sel = '0') then
19 output <= a;
20 elsif sel = '1' then
21 output <= b;
22 end if;
23 end process;
24
25 end rtl;
```

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.STD_LOGIC_ARITH.ALL;
4  use IEEE.STD_LOGIC_UNSIGNED.ALL;
5
6  entity MUX2_1_32bit is
7      Port ( a : in  STD_LOGIC_VECTOR (31 downto 0);
8            b : in  STD_LOGIC_VECTOR (31 downto 0);
9            sel : in  STD_LOGIC;
10           output : out  STD_LOGIC_VECTOR (31 downto 0));
11 end MUX2_1_32bit;
12
13 architecture rtl of MUX2_1_32bit is
14
15 begin
16
17 process(a,b,sel)
18 begin
19
20 if sel = '0' then
21 output <= a;
22 elsif sel = '1' then
23 output <= b;
24 end if;
25 end process;
26
27 end rtl;

```

/mux2_1_32bit/a	00000000000000000000000000000001	00000000000000000000000000000001
/mux2_1_32bit/b	00000000000000000000000000000010	00000000000000000000000000000010
/mux2_1_32bit/sel	0	
/mux2_1_32bit/output	00000000000000000000000000000001	00000000000000000000000000000001

/mux2_1_32bit/a	00000000000000000000000000000001	00000000000000000000000000000001
/mux2_1_32bit/b	00000000000000000000000000000010	00000000000000000000000000000010
/mux2_1_32bit/sel	1	
/mux2_1_32bit/output	00000000000000000000000000000010	00000000000000000000000000000010

force -freeze sim:/mux2_1_32bit/a 16#00000001 0

force -freeze sim:/mux2_1_32bit/b 16#00000002 0

force -freeze sim:/mux2_1_32bit/sel 0 0

run

force -freeze sim:/mux2_1_32bit/sel 1 0

run

6. Register File

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.STD_LOGIC_ARITH.ALL;
4  use IEEE.STD_LOGIC_UNSIGNED.ALL;
5
6  entity RegisterFile is
7      Port ( ReadData1 : out  STD_LOGIC_VECTOR (31 downto 0);
8            ReadData2 : out  STD_LOGIC_VECTOR (31 downto 0);
9            rs : in  STD_LOGIC_VECTOR (4 downto 0);
10           rt : in  STD_LOGIC_VECTOR (4 downto 0);
11           rd : in  STD_LOGIC_VECTOR (4 downto 0);
12           WriteData : in  STD_LOGIC_VECTOR (31 downto 0);
13           RegWrite : in STD_LOGIC);
14 end RegisterFile;
15
16 architecture rtl of RegisterFile is
17
18     type A is array(0 to 31) of STD_LOGIC_VECTOR (31 downto 0);
19     signal reg: A;
20     signal RegWriteDelay: STD_LOGIC;
21
22     begin
23
24     RegWriteDelay <= transport RegWrite after 10 ps;
25
26     process(RegWrite, rd, WriteData)
27     begin
28
29         if rs= "00000" then
30             ReadData1 <= "00000000000000000000000000000000";
31         else
32             ReadData1 <= reg(conv_integer(rs));
33         end if;
34
35         if rt= "00000" then
36             ReadData2 <= "00000000000000000000000000000000";
37         else
38             ReadData2 <= reg(conv_integer(rt));
39         end if;
40     end process;
41
42     end process;
43
44     process(RegWrite, WriteData, rd, RegWriteDelay)
45     begin
46         if RegWriteDelay= '1' AND RegWrite= '1' then
47             reg(conv_integer(rd)) <= WriteData;
48         end if;
49     end process;
50
51     end rtl;
52
53
```


7. Instruction Memory



```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.STD_LOGIC_ARITH.ALL;
4  use IEEE.STD_LOGIC_UNSIGNED.ALL;
5
6  entity InstructionMemory is
7      Port ( PC : in  STD_LOGIC_VECTOR (31 downto 0);
8            instruct : out  STD_LOGIC_VECTOR (31 downto 0));
9  end InstructionMemory;
10
11 architecture rtl of InstructionMemory is
12
13     type A is array(0 to 63) of STD_LOGIC_VECTOR (7 downto 0);
14     signal mem: A;
15
16     begin
17
18         -- load first location in data memory to register 1
19         mem(0) <= "10001100";
20         mem(1) <= "00000001";
21         mem(2) <= "00000000";
22         mem(3) <= "00000000";
23
24         -- load second location in data memory to register 2
25         mem(4) <= "10001100";
26         mem(5) <= "00000010";
27         mem(6) <= "00000000";
28         mem(7) <= "00000100";
29
30         -- add register 1 and 2 in register 3
31         mem(8) <= "00000000";
32         mem(9) <= "00100010";
33         mem(10) <= "00011000";
34         mem(11) <= "00100000";
35
36         --store register 3 in location 3 in data memory
37         mem(12) <= "10101100";
38         mem(13) <= "00000011";
39         mem(14) <= "00000000";
40         mem(15) <= "00001001";
41
42         instruct(31 downto 24) <= mem(conv_integer(PC));
43         instruct(23 downto 16) <= mem(conv_integer(PC)+1);
44         instruct(15 downto 8) <= mem(conv_integer(PC)+2);
45         instruct(7 downto 0) <= mem(conv_integer(PC)+3);
46
47     end rtl;
```

+ /instructionmemory/PC	00000000000000000000000000000000	00000000000000000000000000000000
+ /instructionmemory/instruct	10001100000000001000000000000000	10001100000000001000000000000000
+ /instructionmemory/mem	{10001100} {00000001} {00000000} {0...	{10001100} {00000001} {00000000} {00000000...}

00000000	10001100	00000001	00000000	00000000	10001100	00000010	00000000	00000100	00000000	00100010	00011000	00100000	00000000
0000000d	00100010	00011000	00100000	00000000	00100010	00011000	00100000	00000000	00100010	00011000	00100000	00000000	00000000
0000001a	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000
00000027	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000
00000034	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000

force -freeze sim:/instructionmemory/PC 16#00000000 0

run

8. Data Memory



```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.STD_LOGIC_ARITH.ALL;
4  use IEEE.STD_LOGIC_UNSIGNED.ALL;
5
6  entity DataMemory is
7      Port ( memread : in  STD_LOGIC;
8            memwrite : in  STD_LOGIC;
9            Wdata : in  STD_LOGIC_VECTOR (31 downto 0);
10           address : in  STD_LOGIC_VECTOR (31 downto 0);
11           Rdata : out  STD_LOGIC_VECTOR (31 downto 0));
12 end DataMemory;
13
14 architecture rtl of DataMemory is
15
16 type A is array(0 to 63) of STD_LOGIC_VECTOR (7 downto 0);
17 signal mem: A;
18
19 begin
20
21 process(memread, memwrite, wdata, address)
22
23 begin
24
25 if(memread = '1' and memwrite = '0') then
26     rdata(31 downto 24) <= mem(conv_integer(address));
27     rdata(23 downto 16) <= mem(conv_integer(address)+1);
28     rdata(15 downto 8) <= mem(conv_integer(address)+2);
29     rdata(7 downto 0) <= mem(conv_integer(address)+3);
30 elsif(memread = '0' and memwrite = '1') then
31     mem(conv_integer(address)) <= wdata(31 downto 24);
32     mem(conv_integer(address)+1) <= wdata(23 downto 16);
33     mem(conv_integer(address)+2) <= wdata(15 downto 8);
34     mem(conv_integer(address)+3) <= wdata(7 downto 0);
35 end if;
36
37 end process;
38
39 end rtl;
```


9. ALU Control



```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity ALUControl is
5      Port ( Func : in  STD_LOGIC_VECTOR (5 downto 0);
6            ALUop : in  STD_LOGIC_VECTOR (1 downto 0);
7            ALUcon : out STD_LOGIC_VECTOR (3 downto 0));
8  end ALUControl;
9
10 architecture rtl of ALUControl is
11 begin
12     process(Func,ALUop)
13     begin
14         if ALUop = "00" then ALUcon <= "0010";
15         elsif ALUop = "01" then ALUcon <= "0110";
16         elsif ALUop = "10" then
17             if Func = "100000" then ALUcon <= "0010";
18             elsif Func = "100010" then ALUcon <= "0110";
19             elsif Func = "100100" then ALUcon <= "0000";
20             elsif Func = "100101" then ALUcon <= "0001";
21             elsif Func = "101010" then ALUcon <= "0111";
22         end if;
23     end if;
24 end process;
25 end rtl;
```

+ /alucontrol/Func	100000	100000				
+ /alucontrol/ALUop	10	10				
+ /alucontrol/ALUcon	0010	0010				

force -freeze sim:/alucontrol/Func 100000 0






force -freeze sim:/alucontrol/ALUop 10 0

run






10. ALU

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.STD_LOGIC_ARITH.ALL;
4  use IEEE.STD_LOGIC_UNSIGNED.ALL;
5
6  entity ALU is
7      Port ( A : in  STD_LOGIC_VECTOR (31 downto 0);
8            B : in  STD_LOGIC_VECTOR (31 downto 0);
9            ALUControl : in  STD_LOGIC_VECTOR (3 downto 0);
10           Output : out STD_LOGIC_VECTOR (31 downto 0);
11           Zero : out STD_LOGIC);
12 end ALU;
13
14 architecture rtl of ALU is
15 begin
16     process(A, B, ALUControl)
17     begin
18         if (ALUControl = "0000") then
19             Output <= A AND B;
20         elsif (ALUControl = "0001") then
21             Output <= A OR B;
22         elsif (ALUControl = "0010") then
23             Output <= A + B;
24         elsif (ALUControl = "0110") then
25             Output <= A - B;
26         elsif (ALUControl = "0111") then
27             if (A < B) then
28                 Output <= X"00000001";
29             else
30                 Output <= X"00000000";
31             end if;
32         elsif (ALUControl = "1100") then
33             Output <= A NOR B;
34         end if;
35
36         if (A=B) then
37             Zero <= '1';
38         else
39             Zero <= '0';
40         end if;
41     end process;
42
43 end rtl;
44
45
```






Add

 /alu/A	00000000000000000000000000000010	00000000000000000000000000000010				
 /alu/B	00000000000000000000000000000001	00000000000000000000000000000001				
 /alu/ALUControl	0010	0010	0110	0000	0001	
 /alu/Output	00000000000000000000000000000011	00000000000000000000000000000011	00000000000000000000000000000011	00000000000000000000000000000011	00000000000000000000000000000011	00000000000000000000000000000011
 /alu/Zero	0	0	0	0	0	0






Subtract

 /alu/A	00000000000000000000000000000010	00000000000000000000000000000010				
 /alu/B	00000000000000000000000000000001	00000000000000000000000000000001				
 /alu/ALUControl	0110	0110	0110	0000	0001	
 /alu/Output	00000000000000000000000000000001	00000000000000000000000000000001	00000000000000000000000000000001	00000000000000000000000000000001	00000000000000000000000000000001	00000000000000000000000000000001
 /alu/Zero	0	0	0	0	0	0

AND

 /alu/A	00000000000000000000000000000010	00000000000000000000000000000010				
 /alu/B	00000000000000000000000000000001	00000000000000000000000000000001				
 /alu/ALUControl	0000	0010	0110	0000	0001	
 /alu/Output	00000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000	00000000000000000000000000000000
 /alu/Zero	0	0	0	0	0	0

OR

 /alu/A	00000000000000000000000000000010	00000000000000000000000000000010				
 /alu/B	00000000000000000000000000000001	00000000000000000000000000000001				
 /alu/ALUControl	0001	0010	0110	0000	0001	
 /alu/Output	00000000000000000000000000000011	00000000000000000000000000000011	00000000000000000000000000000011	00000000000000000000000000000011	00000000000000000000000000000011	00000000000000000000000000000011
 /alu/Zero	0	0	0	0	0	0

```

force -freeze sim:/alu/A 16#00000002 0
force -freeze sim:/alu/B 16#00000001 0
force -freeze sim:/alu/ALUControl 0010 0
run
force -freeze sim:/alu/ALUControl 0110 0
run
force -freeze sim:/alu/ALUControl 0000 0
run
force -freeze sim:/alu/ALUControl 0001 0
run

```

11. Control Unit

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity ControlUnit is
5      Port ( OP : in  STD_LOGIC_VECTOR (5 downto 0);
6            RegDst : out STD_LOGIC;
7            ALUSrc : out STD_LOGIC;
8            MemToReg : out STD_LOGIC;
9            RegWrite : out STD_LOGIC;
10           MemRead : out STD_LOGIC;
11           MemWrite : out STD_LOGIC;
12           Branch : out STD_LOGIC;
13           Jump : out STD_LOGIC;
14           ALUOp : out STD_LOGIC_VECTOR (1 downto 0));
15 end ControlUnit;
16
17 architecture rtl of ControlUnit is
18 begin
19     process(OP)
20     begin
21
```

```
22         if OP = "000000" then -- R-Type Instruction
23             RegDst <= '1';
24             ALUSrc <= '0';
25             MemToReg <= '0';
26             RegWrite <= '1';
27             MemRead <= '0';
28             MemWrite <= '0';
29             Branch <= '0';
30             Jump <= '0';
31             ALUOp <= "10";
32         elsif OP = "100011" then -- Load Word
33             RegDst <= '0';
34             ALUSrc <= '1';
35             MemToReg <= '1';
36             RegWrite <= '1';
37             MemRead <= '1';
38             MemWrite <= '0';
39             Branch <= '0';
40             Jump <= '0';
41             ALUOp <= "00";
42         elsif OP = "101011" then -- Store Word
43             ALUSrc <= '1';
44             RegWrite <= '0';
45             MemRead <= '0';
46             MemWrite <= '1';
47             Branch <= '0';
48             Jump <= '0';
49             ALUOp <= "00";
50         elsif OP = "000100" then -- branch on equal
51             ALUSrc <= '0';
52             RegWrite <= '0';
53             MemRead <= '0';
54             MemWrite <= '0';
55             Branch <= '1';
56             Jump <= '0';
57             ALUOp <= "01";
58         elsif OP = "001000" then -- Add immediate
59             RegDst <= '0';
60             ALUSrc <= '1';
61             RegWrite <= '1';
62             MemRead <= '0';
63             MemToReg <= '0';
64             MemWrite <= '0';
65             Branch <= '0';
66             Jump <= '0';
67             ALUOp <= "00";
68         elsif OP = "000010" then -- Jump
69             RegDst <= '0';
70             ALUSrc <= '0';
71             RegWrite <= '0';
72             MemRead <= '0';
73             MemToReg <= '0';
74             MemWrite <= '0';
75             Branch <= '0';
76             Jump <= '1';
77             ALUOp <= "00";
78         end if;
79     end process;
80 end rtl;
```

R-Type

/controlunit/OP	000000	000000		100011		101011		000100		001000		000010	
/controlunit/RegDst	1												
/controlunit/ALUSrc	0												
/controlunit/MemToReg	0												
/controlunit/RegWrite	1												
/controlunit/MemRead	0												
/controlunit/MemWrite	0												
/controlunit/Branch	0												
/controlunit/Jump	0												
/controlunit/ALUOp	10	10		00				01		00			

Load Word

/controlunit/OP	100011	000000		100011		101011		000100		001000		000010	
/controlunit/RegDst	0												
/controlunit/ALUSrc	1												
/controlunit/MemToReg	1												
/controlunit/RegWrite	1												
/controlunit/MemRead	1												
/controlunit/MemWrite	0												
/controlunit/Branch	0												
/controlunit/Jump	0												
/controlunit/ALUOp	00	10		00				01		00			

Store Word

/controlunit/OP	101011	000000		100011		101011		000100		001000		000010	
/controlunit/RegDst	0												
/controlunit/ALUSrc	1												
/controlunit/MemToReg	1												
/controlunit/RegWrite	0												
/controlunit/MemRead	0												
/controlunit/MemWrite	1												
/controlunit/Branch	0												
/controlunit/Jump	0												
/controlunit/ALUOp	00	10		00				01		00			

Branch on Equal

/controlunit/OP	000100	000000		100011		101011		000100		001000		000010	
/controlunit/RegDst	0												
/controlunit/ALUSrc	0												
/controlunit/MemToReg	1												
/controlunit/RegWrite	0												
/controlunit/MemRead	0												
/controlunit/MemWrite	0												
/controlunit/Branch	1												
/controlunit/Jump	0												
/controlunit/ALUOp	01	10		00				01		00			

Add Immediate

+	/controlunit/OP	001000	000000		100011		101011		000100		001000		000010	
	/controlunit/RegDst	0												
	/controlunit/ALUSrc	1												
	/controlunit/MemToReg	0												
	/controlunit/RegWrite	1												
	/controlunit/MemRead	0												
	/controlunit/MemWrite	0												
	/controlunit/Branch	0												
	/controlunit/Jump	0												
+	/controlunit/ALUOp	00	10		00				01		00			

Jump

		Msgs												
+	/controlunit/OP	000010	000000		100011		101011		000100		001000		000010	
	/controlunit/RegDst	0												
	/controlunit/ALUSrc	0												
	/controlunit/MemToReg	0												
	/controlunit/RegWrite	0												
	/controlunit/MemRead	0												
	/controlunit/MemWrite	0												
	/controlunit/Branch	0												
	/controlunit/Jump	1												
+	/controlunit/ALUOp	00	10		00				01		00			

```
force -freeze sim:/controlunit/OP 000000 0
```

```
run
```

```
force -freeze sim:/controlunit/OP 100011 0
```

```
run
```

```
force -freeze sim:/controlunit/OP 101011 0
```

```
run
```

```
force -freeze sim:/controlunit/OP 000100 0
```

```
run
```

```
force -freeze sim:/controlunit/OP 001000 0
```

```
run
```

```
force -freeze sim:/controlunit/OP 000010 0
```

```
run
```

III. VHDL Coding & Simulation of MIPS CPU

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_arith.all;
4
5  entity MIPS is
6      Port ( CLKmain : in  STD_LOGIC);
7  end MIPS;
8
9  architecture rtl of MIPS is
10
11      COMPONENT ALUControl
12      PORT(
13          Func : IN std_logic_vector(5 downto 0);
14          ALUop : IN std_logic_vector(1 downto 0);
15          ALUcon : IN std_logic_vector(3 downto 0)
16      );
17  END COMPONENT;
18
19      COMPONENT ALU
20      PORT(
21          A : IN std_logic_vector(31 downto 0);
22          B : IN std_logic_vector(31 downto 0);
23          ALUControl : IN std_logic_vector(3 downto 0);
24          Output : OUT std_logic_vector(31 downto 0);
25          Zero : OUT std_logic
26      );
27  END COMPONENT;
28
29      COMPONENT Adder
30      PORT(
31          a : IN std_logic_vector(31 downto 0);
32          b : IN std_logic_vector(31 downto 0);
33          c : OUT std_logic_vector(31 downto 0)
34      );
35  END COMPONENT;
36
37      COMPONENT ControlUnit
38      PORT(
39          OP : IN std_logic_vector(5 downto 0);
40          RegDst : OUT std_logic;
41          ALUSrc : OUT std_logic;
42          MemToReg : OUT std_logic;
43          RegWrite : OUT std_logic;
44          MemRead : OUT std_logic;
45          MemWrite : OUT std_logic;
46          Branch : OUT std_logic;
47          Jump : OUT std_logic;
48          ALUop : OUT std_logic_vector(1 downto 0)
49      );
50  END COMPONENT;
51
52      COMPONENT DataMemory
53      PORT(
54          memread : IN std_logic;
55          memwrite : IN std_logic;
56          Wdata : IN std_logic_vector(31 downto 0);
57          address : IN std_logic_vector(31 downto 0);
58          Rdata : OUT std_logic_vector(31 downto 0)
59      );
60  END COMPONENT;
61
62      COMPONENT InstructionMemory
63      PORT(
64          PC : IN std_logic_vector(31 downto 0);
65          instruct : OUT std_logic_vector(31 downto 0)
66      );
67  END COMPONENT;
68
69      COMPONENT MUX2_1_32bit
70      PORT(
71          a : IN std_logic_vector(31 downto 0);
72          b : IN std_logic_vector(31 downto 0);
73          sel : IN std_logic;
74          output : OUT std_logic_vector(31 downto 0)
75      );
76  END COMPONENT;
77
78      COMPONENT MUX2_1_5bit
79      PORT(
80          a : IN std_logic_vector(4 downto 0);
81          b : IN std_logic_vector(4 downto 0);
82          sel : IN std_logic;
83          output : OUT std_logic_vector(4 downto 0)
84      );
85  END COMPONENT;
86
87      COMPONENT PC
88      PORT(
89          CLK : IN std_logic;
90          PCin : IN std_logic_vector(31 downto 0);
91          PCout : OUT std_logic_vector(31 downto 0)
92      );
93  END COMPONENT;
94
95      COMPONENT RegisterFile
96      PORT(
97          rs : IN std_logic_vector(4 downto 0);
98          rt : IN std_logic_vector(4 downto 0);
99          rd : IN std_logic_vector(4 downto 0);
100         WriteData : IN std_logic_vector(31 downto 0);

```

```

101         RegWrite : IN std_logic;
102         ReadData1 : OUT std_logic_vector(31 downto 0);
103         ReadData2 : OUT std_logic_vector(31 downto 0)
104     );
105  END COMPONENT;
106
107      COMPONENT ShiftLeft2
108      PORT(
109          a : IN std_logic_vector(31 downto 0);
110          b : OUT std_logic_vector(31 downto 0)
111      );
112  END COMPONENT;
113
114      COMPONENT SignExtend
115      PORT(
116          a : IN std_logic_vector(15 downto 0);
117          b : OUT std_logic_vector(31 downto 0)
118      );
119  END COMPONENT;
120
121      signal ALUinput1 : std_logic_vector(31 downto 0);
122      signal ALUinput2 : std_logic_vector(31 downto 0);
123      signal ALUoutput : std_logic_vector(31 downto 0);
124      signal ALUzeroFlag : std_logic;
125      signal ALUselect : std_logic_vector(3 downto 0);
126
127      signal PCoutput : std_logic_vector(31 downto 0);
128      signal PCinput : std_logic_vector(31 downto 0);
129      signal AdderOut : std_logic_vector(31 downto 0);
130
131      signal inputInstruction : std_logic_vector(31 downto 0);
132
133      signal readData2 : std_logic_vector(31 downto 0);
134      signal dataMemoryOut : std_logic_vector(31 downto 0);
135      signal writeDataIn : std_logic_vector(31 downto 0);
136      signal MUXregDstOut : std_logic_vector(4 downto 0);
137
138      signal regDstControlSig : std_logic;
139      signal branchControlSig : std_logic;
140      signal jumpControlSig : std_logic;
141      signal memReadControlSig : std_logic;
142      signal memToRegControlSig : std_logic;
143      signal ALUopControl : std_logic_vector(1 downto 0);
144      signal memWriteControlSig : std_logic;
145      signal ALUSrcControlSig : std_logic;
146      signal RegWriteControlSig : std_logic;
147
148      signal sign_extend : std_logic_vector(31 downto 0);
149      signal shift_left2 : std_logic_vector(31 downto 0);
150
151      signal ALUoutputToPCMUX : std_logic_vector(31 downto 0);
152      signal PCMUXcontrol : std_logic;
153
154      begin
155
156          Inst_PC : PC PORT MAP(
157              CLK => CLKmain,
158              PCin => PCinput,
159              PCout => PCoutput
160          );
161
162          Inst_Adder1 : Adder PORT MAP(
163              a => PCoutput,
164              b => "00000000000000000000000000000000",
165              c => AdderOut
166          );
167
168          Inst_InstructionMemory : InstructionMemory PORT MAP(
169              PC => PCoutput,
170              instruct => inputInstruction
171          );
172
173          Inst_ControlUnit : ControlUnit PORT MAP(
174              OP => inputInstruction(31 downto 26),
175              RegDst => regDstControlSig,
176              ALUSrc => ALUSrcControlSig,
177              MemToReg => memToRegControlSig,
178              RegWrite => RegWriteControlSig,
179              MemRead => memReadControlSig,
180              MemWrite => memWriteControlSig,
181              Branch => branchControlSig,
182              Jump => jumpControlSig,
183              ALUop => ALUopControl
184          );
185
186          Inst_MUXRegDst : MUX2_1_5bit PORT MAP(
187              a => inputInstruction(20 downto 16),
188              b => inputInstruction(15 downto 11),
189              sel => regDstControlSig,
190              output => MUXregDstOut
191          );
192
193          Inst_RegisterFile : RegisterFile PORT MAP(
194              ReadData1 => ALUinput1,
195              ReadData2 => readData2,
196              rs => inputInstruction(25 downto 21),
197              rt => inputInstruction(20 downto 18),
198              rd => MUXregDstOut,
199              WriteData => writeDataIn,
200              RegWrite => RegWriteControlSig


```

```


201
202          Inst_SignExtend : SignExtend PORT MAP(
203              a => inputInstruction(15 downto 0),
204              b => sign_extend
205          );
206
207          Inst_ShiftLeft2 : ShiftLeft2 PORT MAP(
208              a => sign_extend,
209              b => shift_left2
210          );
211
212          Inst_Adder2 : Adder PORT MAP(
213              a => AdderOut,
214              b => shift_left2,
215              c => ALUoutputToPCMUX
216          );
217
218          Inst_ALUControl : ALUControl PORT MAP(
219              Func => inputInstruction(5 downto 0),
220              ALUop => ALUopControl,
221              ALUcon => ALUselect
222          );
223
224          ALUMUX : MUX2_1_32bit PORT MAP(
225              a => readData2,
226              b => sign_extend,
227              sel => ALUSrcControlSig,
228              output => ALUinput2
229          );
230
231          Inst_ALU : ALU PORT MAP(
232              A => ALUinput1,
233              B => ALUinput2,
234              ALUControl => ALUselect,
235              Output => ALUoutput,
236              Zero => ALUzeroFlag
237          );
238
239          PCMUXcontrol <= ((branchControlSig AND ALUzeroFlag) OR
240              jumpControlSig);
241
242          PCMUX : MUX2_1_32bit PORT MAP(
243              a => AdderOut,
244              b => ALUoutputToPCMUX,
245              sel => PCMUXcontrol,
246              output => PCinput
247          );
248
249          Inst_DataMemory : DataMemory PORT MAP(
250              memread => memReadControlSig,
251              memwrite => memWriteControlSig,
252              Wdata => readData2,
253              address => ALUoutput,
254              Rdata => dataMemoryOut
255          );
256
257          MemoryMUX : MUX2_1_32bit PORT MAP(
258              a => ALUoutput,
259              b => dataMemoryOut,
260              sel => memToRegControlSig,
261              output => writeDataIn
262          );
263      end rtl;

```


After Second Run



After Third Run



```
force -freeze sim:/mips/CLKmain 1 0, 0 {50 ps} -r 100
force -freeze sim:/mips/PCoutput 16#00000000 0 -cancel 100ps
mem load -filltype value -filldata 16#00 -fillradix symbolic /mips/Inst_DataMemory/mem(0)
mem load -filltype value -filldata 16#00 -fillradix symbolic /mips/Inst_DataMemory/mem(1)
mem load -filltype value -filldata 16#00 -fillradix symbolic /mips/Inst_DataMemory/mem(2)
mem load -filltype value -filldata 16#01 -fillradix symbolic /mips/Inst_DataMemory/mem(3)
mem load -filltype value -filldata 16#00 -fillradix symbolic /mips/Inst_DataMemory/mem(4)
mem load -filltype value -filldata 16#00 -fillradix symbolic /mips/Inst_DataMemory/mem(5)
mem load -filltype value -filldata 16#00 -fillradix symbolic /mips/Inst_DataMemory/mem(6)
mem load -filltype value -filldata 16#02 -fillradix symbolic /mips/Inst_DataMemory/mem(7)
run
run
run
```