

Faculty of Engineering Computer Engineering Department

Computer Architecture Lab Project "MIPS processor Simulation"

Submitted to:

Dr. Khaled Badran
Faculty of Engineering, Computer Engineering Department
Computer Architecture (21COMP05I)

Submitted by:

Name: Mahmoud Ashraf Mahmoud Ahmed, ID: 204858, Group: A2

Name: Abdelrahman Mostafa, ID: 206395, Group: A2

Name: Pierre Tamer, ID: 198987, Group: A2

Name: Tomas Ehab, ID: 181954, Group: A2

Table of Contents

I. Intro	oduction1
II. VH	DL Coding & Simulation of Single Blocks
1.	Adder Block
2.	Sign Extend
3.	2x1 MUX 32 bits & 5 bits
4.	Program Counter 6
5.	Shift Left 2
6.	Register File
7.	Instruction Memory
8.	Data Memory
9.	ALU Control
10.	ALU
11.	Control Unit
III VI	HDL Coding & Simulation of MIPS CPU

I. Introduction

The MIPS processor, developed by Stanford University researchers in 1984, is a RISC (Reduced Instruction Set Computer) processor.

RISC processors usually support fewer and simpler instructions than CISC (Complex Instruction Set Computer) counterparts (such as Intel Pentium processors).


The concept is, however, that because of its simpler design, a RISC processor can be made much faster than a CISC processor.

Nowadays, it is widely accepted that RISC processors are more efficient than CISC processors; in fact, the only popular CISC processor still in use (Intel Pentium) internally translates CISC instructions into RISC instructions before they are executed.

All code for this project can be accessed from: https://github.com/uptotec/comparch-project-s2

II. VHDL Coding & Simulation of Single Blocks


1. Adder Block



```
force -freeze sim:/adder/a 16#00000001 0
force -freeze sim:/adder/b 16#00000002 0
run
```

2. Sign Extend

```
library IEEE;
   use IEEE.STD_LOGIC_1164.ALL;
   entity SignExtend is
       Port ( a : in STD_LOGIC_VECTOR (15 downto 0);
               b : out STD LOGIC VECTOR (31 downto 0));
   end SignExtend;
   architecture rtl of SignExtend is
   begin
       process(a)
       begin
            if a(15)='0' then
                b(31 downto 16) <="000000000000000000";
                b(15 downto 0) <=a;
           else
                b(31 downto 16) <="111111111111111";
                b(15 downto 0) <=a;
            end if;
       end process;
21 end rtl;
```



3. 2x1 MUX 32 bits & 5 bits

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
4 entity MUX2_1_5bit is
       Port ( a : in STD_LOGIC_VECTOR (4 downto 0);
              b : in STD LOGIC VECTOR (4 downto 0);
              sel : in STD_LOGIC;
              output : out STD_LOGIC_VECTOR (4 downto 0));
9 end MUX2_1_5bit;
11 architecture rtl of MUX2_1_5bit is
13 begin
14 process(a,b,sel)
16 begin
18 if(sel = '0') then
19 output <= a;
20 elsif sel = '1' then
21 output <= b;
22 end if;
23 end process;
25 end rtl;
```

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 use IEEE.STD_LOGIC_ARITH.ALL;
4 use IEEE.STD LOGIC UNSIGNED.ALL;
6 entity MUX2_1_32bit is
       Port ( a : in STD_LOGIC_VECTOR (31 downto 0);
              b : in STD_LOGIC_VECTOR (31 downto 0);
              sel : in STD_LOGIC;
              output : out STD_LOGIC_VECTOR (31 downto 0));
11 end MUX2_1_32bit;
13 architecture rtl of MUX2_1_32bit is
15 begin
17 process(a,b,sel)
18 begin
20 if sel = '0' then
21 output <= a;
22 elsif sel = '1' then
23 output <= b;
24 end if;
25 end process;
27 end rtl;
```





```
force -freeze sim:/mux2_1_32bit/a 16#00000001 0
force -freeze sim:/mux2_1_32bit/b 16#00000002 0
force -freeze sim:/mux2_1_32bit/sel 0 0
run
force -freeze sim:/mux2_1_32bit/sel 1 0
run
```

4. Program Counter

```
1 library IEEE;
   use IEEE.STD_LOGIC_1164.ALL;
   entity PC is
       Port ( CLK : in STD_LOGIC;
              PCin : in STD_LOGIC_VECTOR (31 downto 0);
              PCout : out STD_LOGIC_VECTOR (31 downto 0));
8 end PC;
   architecture rtl of PC is
12 begin
14 process(CLK, PCin)
15 begin
   if rising_edge(CLK) then
18 PCout <= PCin;
19 end if;
20 end process;
21 end rtl;
```




5. Shift Left 2

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity ShiftLeft2 is
    Port ( a : in STD_LOGIC_VECTOR (31 downto 0);
        b : out STD_LOGIC_VECTOR (31 downto 0));

end ShiftLeft2;

architecture rtl of ShiftLeft2 is
begin
    b(31 downto 2) <= a(29 downto 0);
b(1 downto 0) <= "00";
end rtl;</pre>
```



force -freeze sim:/shiftleft2/a 16#0000001 0
run

6. Register File

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
3 use IEEE.STD LOGIC ARITH.ALL;
4 use IEEE.STD_LOGIC_UNSIGNED.ALL;
6 entity RegisterFile is
       Port ( ReadData1 : out STD_LOGIC_VECTOR (31 downto 0);
             ReadData2 : out STD_LOGIC_VECTOR (31 downto 0);
             rs : in STD_LOGIC_VECTOR (4 downto 0);
             rt : in STD_LOGIC_VECTOR (4 downto 0);
             rd : in STD_LOGIC_VECTOR (4 downto 0);
             WriteData : in STD_LOGIC_VECTOR (31 downto 0);
             RegWrite : in STD_LOGIC);
14 end RegisterFile;
16 architecture rtl of RegisterFile is
18 type A is array(0 to 31) of STD_LOGIC_VECTOR (31 downto 0);
19 signal reg: A;
20 signal RegWriteDelay: STD_LOGIC;
22 begin
24 RegWriteDelay <= transport RegWrite after 10 ps;</pre>
26 process(RegWrite, rd, WriteData)
28 begin
30 if rs= "00000" then
33 ReadData1 <= reg(conv_integer(rs));</pre>
34 end if;
36 if rt= "00000" then
39 ReadData2 <= reg(conv_integer(rt));</pre>
40 end if;
42 end process;
44 process(RegWrite, WriteData, rd, RegWriteDelay)
45 begin
46 if RegWriteDelay= '1' AND RegWrite= '1' then
47 reg(conv_integer(rd)) <= WriteData;</pre>
48 end if;
49 end process;
51 end rtl:
```

00000000 00000003 00000006 00000009 00000012 00000015 0000001e



00000000 oxdot00000003 0000000c 0000000f 00000018 l_u 0000001b

mem load -filltype value -filldata 16#00000001 -fillradix symbolic /registerfile/reg(1)

mem load -filltype value -filldata 16#00000002 -fillradix symbolic /registerfile/reg(2)

force -freeze sim:/registerfile/rs 00001 0

force -freeze sim:/registerfile/rt 00010 0

force -freeze sim:/registerfile/rd 00011 0

force -freeze sim:/registerfile/WriteData 16#0000005 0

force -freeze sim:/registerfile/RegWrite 1 0

force -freeze sim:/registerfile/RegWriteDelay 1 0

run

7. Instruction Memory

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 use IEEE.STD LOGIC ARITH.ALL;
4 use IEEE.STD_LOGIC_UNSIGNED.ALL;
6 entity InstructionMemory is
        Port ( PC : in STD_LOGIC_VECTOR (31 downto 0);
               instruct : out STD_LOGIC_VECTOR (31 downto 0));
9 end InstructionMemory;
11 architecture rtl of InstructionMemory is
13 type A is array(0 to 63) of STD_LOGIC_VECTOR (7 downto 0);
14 signal mem: A;
16 begin
18 -- load first location in data memory to register 1
19 mem(0) <= "10001100";
20 mem(1) <= "00000001";</pre>
21 mem(2) <= "000000000";
22 mem(3) <= "000000000";
24 -- load second location in data memory to register 2
25 mem(4) <= "10001100";
26 mem(5) <= "00000010";
27 mem(6) <= "00000000";
28 \text{ mem}(7) \leftarrow "00000100";
30 -- add register 1 and 2 in register 3
31 mem(8) <= "00000000";
32 mem(9) <= "00100010";
33 mem(10) <= "00011000";
34 mem(11) <= "00100000";
36 --store register 3 in location 3 in data memory
37 mem(12) <= "10101100";
38 mem(13) <= "00000011";
39 mem(14) <= "00000000";
40 mem(15) <= "00001001";
42 instruct(31 downto 24) <= mem(conv_integer(PC));</pre>
43 instruct(23 downto 16) <= mem(conv_integer(PC)+1);
44 instruct(15 downto 8) <= mem(conv integer(PC)+2);
45 instruct(7 downto 0) <= mem(conv_integer(PC)+3);</pre>
47 end rtl;
```




00000000	10001100	00000001	00000000	00000000	10001100	00000010	00000000	00000100	00000000	00100010	00011000	00100000	00000000
0000000d	00100010	00011000	00100000	00000000	00100010	00011000	00100000	00000000	00100010	00011000	00100000	UUUUUUUU	UUUUUUUU
0000001a	UUUUUUUUU	UUUUUUUU	$\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{$	$\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{$	000000000	UUUUUUUU	000000000	000000000	UUUUUUUU	${\tt UUUUUUUUU}$	UUUUUUUU	${\color{red} 00000000}$	UUUUUUUU
00000027	UUUUUUUU	000000000	000000000	UUUUUUUU	000000000	UUUUUUUU	000000000	000000000	000000000	000000000	000000000	UUUUUUUU	UUUUUUUU
00000034	UUUUUUUU	UUUUUUUU	000000000	000000000	000000000	UUUUUUUU	000000000	UUUUUUUU	000000000	000000000	$\underline{\mathtt{UUUUUUUU}}$	000000000	

force -freeze sim:/instructionmemory/PC 16#00000000 0 run

8. Data Memory

```
1 library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
3 use IEEE.STD_LOGIC_ARITH.ALL;
4 use IEEE.STD LOGIC UNSIGNED.ALL;
6 entity DataMemory is
        Port ( memread : in STD_LOGIC;
               memwrite : in STD LOGIC;
               Wdata : in STD_LOGIC_VECTOR (31 downto 0);
               address: in STD LOGIC VECTOR (31 downto 0);
               Rdata : out STD_LOGIC_VECTOR (31 downto 0));
12 end DataMemory;
14 architecture rtl of DataMemory is
16 type A is array(0 to 63) of STD LOGIC VECTOR (7 downto 0);
17 signal mem: A;
19 begin
21 process(memread, memwrite, wdata, address)
23 begin
25 if(memread = '1' and memwrite = '0') then
     rdata(31 downto 24) <= mem(conv_integer(address));</pre>
     rdata(23 downto 16) <= mem(conv_integer(address)+1);</pre>
     rdata(15 downto 8) <= mem(conv integer(address)+2);</pre>
     rdata(7 downto 0) <= mem(conv integer(address)+3);</pre>
30 elsif(memread = '0' and memwrite = '1') then
     mem(conv integer(address)) <= wdata(31 downto 24);</pre>
     mem(conv_integer(address)+1) <= wdata(23 downto 16);</pre>
     mem(conv_integer(address)+2) <= wdata(15 downto 8);</pre>
     mem(conv integer(address)+3) <= wdata(7 downto 0);</pre>
35 end if;
37 end process;
39 end rtl;
```







force -freeze sim:/datamemory/memwrite 1 0

force -freeze sim:/datamemory/memread 0 0

force -freeze sim:/datamemory/Wdata 16#000000123 0

force -freeze sim:/datamemory/address 16#00000000 0

run

force -freeze sim:/datamemory/memread 1 0


force -freeze sim:/datamemory/memwrite 0 0

noforce sim:/datamemory/Wdata

run

9. ALU Control

```
1 library IEEE;
   use IEEE.STD LOGIC 1164.ALL;
   entity ALUControl is
        Port ( Func : in STD LOGIC VECTOR (5 downto 0);
               ALUop : in STD_LOGIC_VECTOR (1 downto 0);
               ALUcon : out STD LOGIC VECTOR (3 downto 0));
   end ALUControl;
    architecture rtl of ALUControl is
    begin
        process(Func, ALUop)
        begin
            if ALUop = "00" then ALUcon <= "0010";</pre>
                elsif ALUop = "01" then ALUcon <= "0110";</pre>
                elsif ALUop = "10" then
                     if Func = "100000" then ALUcon <= "0010";</pre>
                     elsif Func = "100010" then ALUcon <= "0110";</pre>
                     elsif Func = "100100" then ALUcon <= "0000":
                     elsif Func = "100101" then ALUcon <= "0001";</pre>
                     elsif Func = "101010" then ALUcon <= "0111";</pre>
                end if:
            end if:
        end process;
25 end rtl;
```



```
force -freeze sim:/alucontrol/Func 100000 0
force -freeze sim:/alucontrol/ALUop 10 0
run
```

10. ALU

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 use IEEE.STD_LOGIC_ARITH.ALL;
4 use IEEE.STD_LOGIC_UNSIGNED.ALL;
6 entity ALU is
       Port ( A : in STD LOGIC VECTOR (31 downto 0);
              B : in STD_LOGIC_VECTOR (31 downto 0);
              ALUControl : in STD_LOGIC_VECTOR (3 downto 0);
              Output : out STD_LOGIC_VECTOR (31 downto 0);
              Zero : out STD_LOGIC);
12 end ALU;
14 architecture rtl of ALU is
15 begin
       process(A, B, ALUControl)
       begin
           if (ALUControl = "0000") then
           Output <= A AND B;
           elsif (ALUControl = "0001") then
           Output <= A OR B;
           elsif (ALUControl = "0010") then
           Output <= A + B;
           elsif (ALUControl = "0110") then
           Output <= A - B;
           elsif (ALUControl = "0111") then
           if (A < B) then
           Output <= X"00000001";
           else
           Output <= X"00000000";
           end if;
           elsif (ALUControl = "1100") then
           Output <= A NOR B;
           end if;
           if (A=B) then
           Zero <= '1';
           else
           Zero <= '0';
           end if;
       end process;
43 end rtl;
```


Add




Subtract

	000000000000000000000000000000000000000	(000000000)	0000000000	000000000	0010				
≖ -4 /alu/B	000000000000000000000000000000000001	(000000000	0000000000	000000000	0001				
+- /alu/ALUControl	0110	0010		0110		0000		0001	
 /alu/Output	000000000000000000000000000000000001	(000000000	000000	00000000	0000000	000000000	000000	000000000	0000000
🔷 /alu/Zero	0								

AND



OR



force -freeze sim:/alu/A 16#0000002 0

force -freeze sim:/alu/B 16#0000001 0

force -freeze sim:/alu/ALUControl 0010 0

run

force -freeze sim:/alu/ALUControl 0110 0

run

force -freeze sim:/alu/ALUControl 0000 0

run

force -freeze sim:/alu/ALUControl 0001 0

run

11. Control Unit


```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity ControlUnit is
  ALUSrc : out STD_LOGIC;
         MemToReg : out STD_LOGIC;
         RegWrite : out STD_LOGIC;
         MemRead : out STD_LOGIC;
         MemWrite : out STD_LOGIC;
         Branch : out STD_LOGIC;
         Jump : out STD_LOGIC;
         ALUop : out STD_LOGIC_VECTOR (1 downto 0));
end ControlUnit;
architecture rtl of ControlUnit is
begin
   process(OP)
   begin
```

```
if OP = "0000000" then -- R-Type Instruction
             RegDst <= '1';</pre>
             ALUSrc <= '0';
             MemToReg <= '0';</pre>
             RegWrite <= '1';
             MemRead <= '0';</pre>
             MemWrite <= '0';</pre>
             Branch <= '0';
             Jump <= '0';
            ALUop <= "10";
       elsif OP = "100011" then -- Load Word
            RegDst <= '0';
            ALUSrc <= '1';
          MemToReg <= '1';</pre>
            RegWrite <= '1';
            MemRead <= '1';</pre>
            MemWrite <= '0';</pre>
            Branch <= '0';
             Jump <= '0':
             ALUop <= "00";
        elsif OP = "101011" then -- Stor Word
            ALUSrc <= '1'
             RegWrite <= '0';</pre>
            MemRead <= '0';
            MemWrite <= '1';</pre>
            Branch <= '0';
            Jump <= '0';
             ALUop <= "00";
        elsif OP = "000100" then -- branch on equal
            ALUSrc <= '0';
             RegWrite <= '0';
            MemRead <= '0';</pre>
            MemWrite <= '0';
            Branch <= '1';
             Jump <= '0';
             ALUop <= "01";
       elsif OP = "001000" then -- Add immediate
            RegDst <= '0';
            ALUSrc <= '1';
            RegWrite <= '1';
             MemRead <= '0';</pre>
            MemToReg <= '0';</pre>
            MemWrite <= '0';</pre>
            Branch <= '0';
            Jump <= '0':
             ALUop <= "00";
       elsif OP = "000010" then -- Jump
            RegDst<='0';
             ALUSrc<='0';
             RegWrite<='0';
             MemRead<='0';
             MemtoReg<='0';</pre>
             MemWrite<='0';</pre>
             Branch<='0';
             Jump<='1';
             ALUOp<="00";
        end if;
80 end process;
    end rtl;
```


R-Type

	000000	(00	0000	100011	101011	000100	001000	000010	
👍 /controlunit/RegDst	1								
/controlunit/ALUSrc	0								
/controlunit/MemToReg	0								
👍 /controlunit/RegWrite	1								
👍 /controlunit/MemRead	0								
👍 /controlunit/MemWrite	0								
👍 /controlunit/Branch	0								
/controlunit/Jump	0								
≖ – 4 /controlunit/ALUop	10	(10		00		01	00		
P									


Load Word



Store Word




Branch on Equal



Add Immediate



Jump



force -freeze sim:/controlunit/OP 000000 0
run
force -freeze sim:/controlunit/OP 100011 0
run
force -freeze sim:/controlunit/OP 101011 0
run
force -freeze sim:/controlunit/OP 000100 0
run
force -freeze sim:/controlunit/OP 001000 0
run
force -freeze sim:/controlunit/OP 001000 0
run
force -freeze sim:/controlunit/OP 000010 0
run

III. VHDL Coding & Simulation of MIPS CPU

```
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
        Port ( CLKmain : in STD_LOGIC);
architecture rtl of MIPS is
        DRT(
Func : IN std_logic_vector(5 downto 0);
ALUop : IN std_logic_vector(1 downto 0);
ALUcon : OUT std_logic_vector(3 downto 0)
    END COMPONENT:
COMPONENT ALU
    PORT(
A: IN std_logic_vector(31 downto 0);
        B: IN std_logic_vector(31 downto 0);
ALUControl: IN std_logic_vector(3 downto 0);
Output: OUT std_logic_vector(31 downto 0);
Zero: OUT std_logic
    END COMPONENT:
COMPONENT Adder
        a : IN std_logic_vector(31 downto 0);
b : IN std_logic_vector(31 downto 0);
c : OUT std_logic_vector(31 downto 0)
    END COMPONENT:
COMPONENT ControlUnit
        UNIT(
OP: IN std_logic_vector(5 downto 0);
RegDst: OUT std_logic;
ALUSrc: OUT std_logic;
MemToReg: OUT std_logic;
        Memindeg: Out std_logic;
MemRead : OUT std_logic;
MemMrite: OUT std_logic;
MemMrite: OUT std_logic;
MemMrite: OUT std_logic;
Jump: OUT std_logic;
Jump: OUT std_logic;
Alluop: OUT std_logic_vector(1 downto 0)
}.
    END COMPONENT:
COMPONENT DataMemory
        ORT(
memread : IN std_logic;
memwrite : IN std_logic;
Mdata : IN std_logic_vector(31 downto 0);
address : IN std_logic_vector(31 downto 0);
Rdata : OUT std_logic_vector(31 downto 0)
    END COMPONENT:
         PC : IN std_logic_vector(31 downto 0);
instruct : OUT std_logic_vector(31 downto 0)
    END COMPONENT
COMPONENT MUX2_1_32bit
        ORT(
a : IN std_logic_vector(31 downto 0);
b : IN std_logic_vector(31 downto 0);
sel : IN std_logic;
output : OUT std_logic_vector(31 downto 0)
    END COMPONENT;
COMPONENT MUX2_1_5bit
        ORT(
a : IN std_logic_vector(4 downto 0);
b : IN std_logic_vector(4 downto 0);
sel : IN std_logic;
output : OUT std_logic_vector(4 downto 0)
COMPONENT PC
     PORT(
CLK : IN std_logic;
        PCin : IN std_logic_vector(31 downto 0);
PCout : OUT std_logic_vector(31 downto 0)
    END COMPONENT;
COMPONENT RegisterFile
  PORT(
rs: IN std_logic_vector(4 downto 0);
rt: IN std_logic_vector(4 downto 0);
rd: IN std_logic_vector(4 downto 0);
WriteData: IN std_logic_vector(31 downto 0);
```

```
RegWrite : IN std_logic; ReadData1 : OUT std_logic_vector(31 downto \theta); ReadData2 : OUT std_logic_vector(31 downto \theta)
COMPONENT ShiftLeft2
            a : IN std_logic_vector(31 downto 0);
b : OUT std_logic_vector(31 downto 0)
COMPONENT SignExtend
            a : IN std_logic_vector(15 downto 0);
b : OUT std_logic_vector(31 downto 0)
     END COMPONENT;
    signal ALUinput1: std_logic_vector(31 downto 0); signal ALUinput2: std_logic_vector(31 downto 0); signal ALUoutput: std_logic_vector(31 downto 0); signal ALUortput: std_logic_vector(31 downto 0); signal ALUselect: std_logic_vector(3 downto 0);
     signal PCoutput: std_logic_vector(31 downto 0);
signal PCinput: std_logic_vector (31 downto 0);
signal AdderOut: std_logic_vector (31 downto 0);
     signal inputInstruction: std_logic_vector (31 downto
    );
signal readData2: std_logic_vector (31 downto 0);
signal dataMemoryOut: std_logic_vector (31 downto 0);
signal writeOata1n: std_logic_vector (31 downto 0);
signal MUXregOstOut:std_logic_vector (4 downto 0);
      signal regDstControlSig: std_logic;
    signal registControlSig: std_logic;
signal jumpControlSig: std_logic;
signal jumpControlSig: std_logic;
signal memReadControlSig: std_logic;
signal memReadControlSig: std_logic;
signal AlUopControl: std_logic_vector (1 downto 0);
signal memWrileControlSig: std_logic;
signal AUSFControlSig: std_logic;
signal AUSFControlSig: std_logic;
signal RegWriteControlSig: std_logic;
     signal ALUoutputToPCMUX: std_logic_vector (31 downto
     Inst_PC: PC PORT MAP(
   CLK => CLKmain,
   PCin => PCinput,
   PCout => PCoutput
      Inst_Adder1: Adder PORT MAP(
          Inst_InstructionMemory: InstructionMemory PORT MAP(
   PC => PCoutput,
   instruct => inputInstruction
          nst_ControlUnit: ControlUnit PORT MAP(

QP ⇒ inputInstruction (31 downto 28),
RegDst ⇒ regDstControlSig,
ALUSTC ⇒ ALUSTCCOntrolSig,
RegMrite ⇒ ResyMriteControlSig,
RegMrite ⇒ ResyMriteControlSig,
MemMrite ⇒ memMeradControlSig,
MemMrite ⇒ memMriteControlSig,
Branch ⇒ branchControlSig,
Jump ⇒ jumpControlSig,
ALUOp ⇒ ALUOpControlSig,

ALUOp ⇒ ALUOpControlSig;
     Inst_MUXRegDst: MUX2_1_Sbit PORT MAP(
  a ⇒ inputInstruction (20 downto 16),
  b ⇒ inputInstruction (15 downto 11),
  set ⇒ regOstControlig,
  output ⇒ MUXregDstOut
      Inst RegisterFile: RegisterFile PORT MAP(
          INS_registerite: Registerite FORT NAME
ReadOdata 2 → ReadOdata 2,
rs ⇒ inputInstruction (25 downto 21),
rt ⇒ inputInstruction (20 downto 16),
rd ⇒ MUXregDstOut,
WriteData 2 → writeDataIn,
RegWrite ⇒ RegWriteControlSig
```


```
Inst_SignExtend: SignExtend PORT MAP(
   a => inputInstruction (15 downto 0),
   b => sign_extend
 Inst ShiftLeft2: ShiftLeft2 PORT MAP(
 a => sign_extend,
   b => shift_left2
 Inst Adder2: Adder PORT MAP(
  a => AdderOut,
   b => shift_left2,
   c => ALUoutputToPCMUX
  Func => inputInstruction (5 downto 0),
   ALUop => ALUopControl,
   ALUcon => ALUselect
 ALUMUX: MUX2_1_32bit PORT MAP(
   a => readData2,
   b => sign_extend,
   sel => ALUSrcControlSig.
   output => ALUinput2
 Inst ALU: ALU PORT MAP(
   A => ALUinput1,
   B => ALUinput2,
   ALUControl => ALUselect,
   Output => ALUoutput,
   Zero => ALUzeroFlag
 PCMUXcontrol <= ((branchControlSig AND ALUzeroFlag) 0</pre>
R jumpControlSig);
  PCMUX: MUX2_1_32bit PORT MAP(
   a => AdderOut,
   b => ALUoutputToPCMUX,
   sel => PCMUXcontrol,
   output => PCinput
 Inst_DataMemory: DataMemory PORT MAP(
   memread => memReadControlSig,
   memwrite => memWriteControlSig,
   Wdata => readData2,
   address => ALUoutput,
   Rdata => dataMemoryOut
  MemoryMUX: MUX2_1_32bit PORT MAP(
   a => ALUoutput,
   b => dataMemoryOut,
   sel => memToRegControlSig,
   output => writeDataIn
end rtl;
```

Test is running four instructions


- 1. Load the first 32bit word from Data memory to Register 1 (value = 1)
- 2. Load the second 32bit word from Data memory to Register 2 (value = 2)
- 3. Adding Register 1 and 2 to Register 3 (value = 1 + 2 = 3)
- 4. Store Register 3 value in the third 32bit location in data memory


After first run






After Second Run





After Third Run



force -freeze sim:/mips/CLKmain 1 0, 0 {50 ps} -r 100

force -freeze sim:/mips/PCoutput 16#00000000 0 -cancel 100ps

mem load -filltype value -filldata 16#00 -fillradix symbolic /mips/Inst_DataMemory/mem(0)

mem load -filltype value -filldata 16#00 -fillradix symbolic /mips/Inst_DataMemory/mem(1)

mem load -filltype value -filldata 16#00 -fillradix symbolic /mips/Inst_DataMemory/mem(2)

mem load -filltype value -filldata 16#01 -fillradix symbolic /mips/Inst_DataMemory/mem(3)

mem load -filltype value -filldata 16#00 -fillradix symbolic /mips/Inst_DataMemory/mem(4)

mem load -filltype value -filldata 16#00 -fillradix symbolic /mips/Inst_DataMemory/mem(5)

mem load -filltype value -filldata 16#00 -fillradix symbolic /mips/Inst_DataMemory/mem(6)

mem load -filltype value -filldata 16#02 -fillradix symbolic /mips/Inst_DataMemory/mem(7)

run

run