2024 Digital IC Design Homework 1

|  |  |  |  |
| --- | --- | --- | --- |
| NAME | 陳育政 | | |
| Student ID | E24094198 | | |
| **Functional Simulation Result** | | | |
| **Stage 1 Pass** | | **Stage 2 Pass** | **Stage 3 Pass** |
| **Stage 1** | | | |
| A close-up of a screen  Description automatically generated | | | |
| **Stage 2** | | | |
| A blue lines with text  Description automatically generated with medium confidence | | | |
| **Stage 3** | | | |
| A screenshot of a computer screen  Description automatically generated | | | |
| **Description of your design** | | | |
| 我的作法是把ALU和Q\_Comparator寫成2個獨立的module(分別為ALU.v及Qcomp.v)，又因為HW1是combinational circuit，所以2個module都根據助教提供的接線圖以assign方式更新output，最後在MAS\_2input.v檔中，呼叫2個ALU module(alu\_1/alu\_2)以及1個QComp module(q\_comparator)，即可達成2-input MAS的功能。 | | | |