








v0.6:


- Buffer memen and make option for triggering the HCT138s.







Note: All data and address buses use normal sane rational person numbering, not crazy person inverted TI numbering.










JP2 - Power to 34-pin connector



Note: See Stuart's description of read-before-write on his IDE board. May be able to wire 1-11 and eliminate this IC, if we program the PLDs such that IODEL is not asserted if A11 is high, and if the other PLD only does IORD if IODEL is active.

