

CAPSTONE PROJECT GUIDE

MODULE II

FPGA CAPSTONE PROJECT MODULE II: DEVELOP A MAX10 MIXED SIGNAL SYSTEM


TABLE OF CONTENTS

Introduction.....	2
Project Learning Objectives	2
Module Goal.....	3
I. General Procedure.....	4
Creating a PWM Circuit	4
Obtaining Sensor Data with the MAX10 ADC	4
II. Detailed Design	6
Creating a PWM Circuit	6
1. Getting Started.....	6
2. System Design	6
3. Creating the PWM Hardware Design	8
4. Simulating the Design	30
5. Placing and Routing the Design.....	37
6. Creating a Programming File.....	38
Analog Input Using the ADC.....	49
1. Getting Started with ADC	49
2. System Design	49
3. Creating the Design	51
4. Placing and Routing the Design.....	73
5. Programming the Hardware and Testing the Design	74
III. Deliverables	82
IV. Evaluation	82
References.....	82

INTRODUCTION

The DE10-Lite is a FPGA evaluation kit that is designed to get you started with using an FPGA. The DE10-Lite adopts Altera's non-volatile MAX® 10 FPGA built on 55-nm flash process. MAX 10 FPGAs enhance non-volatile integration by delivering advanced processing capabilities in a low-cost, instant-on, small form factor programmable logic device. The devices also include full-featured FPGA capabilities such as digital signal processing, analog functionality, Nios II embedded processor support, and memory controllers.

The DE10-Lite includes a variety of peripherals connected to the FPGA device, such as 8MB SDRAM, accelerometer, digital-to-analog converter (DAC), temperature sensor, thermal resistor, photo resistor, LEDs, pushbuttons and several different options for expansion connectivity.



PROJECT LEARNING OBJECTIVES

For this project, the objective is for students to:

- Become familiar with the FGPA development flow, particularly in the case of a SoC with software development flow included.
- Appreciate the capability of the MAX10 to create whole systems on a chip.
- Learn how to build systems using the Qsys (Platform Designer) system design tool.
- Learn to create hardware using schematic capture input.
- Learn how to integrate software with hardware in the same device.
- Understand the rationale for each phase of the hardware development flow, including timing constraints, simulation, and programming.



- Design and build several hardware examples using the MAX10.
- Consider hardware and software tradeoff possibilities available in the SoC architecture.

Do not be afraid to ask questions in the discussion forums as you work on this project. It involves many processes and actions that may seem complicated and confusing at first, but will become clearer as you work through the modules.

The modules will get progressively more difficult and take more time. This is Module 2.

MODULE GOAL

The goal of this module is to develop a mixed-signal system. You will construct hardware that uses the Analog to Digital Converter (ADC) inputs and Pulse Width Modulate (PWM) outputs to make a voltage measuring instrument. In this module you will

- Create a working design, using most aspects of the Quartus Prime Design Flow.
- Design and test a PWM Circuit, with verification by simulation
- Design and test an ADC circuit, using Quartus Prime built-in tools to verify your circuit design
- Record all your observations in a lab notebook pdf
- Submit your project files and lab notebook for grading

Completing this module will help prepare you for the work to be done in the modules that follow.

I. GENERAL PROCEDURE

Caution:

Do not continue until you have read the following:

The names that this document directs you to choose for files, components, and other objects in this exercise **must be spelled exactly as directed**.

CREATING A PWM CIRCUIT

1. If you have not already done this, download and install [Quartus Prime](#) FPGA development software from Intel Altera. Follow the directions in the installation video in Course 1 of the specialization if you need help. Install version 16.1.
2. This section is based on completing the output portion of the design of a simple voltmeter.
 - a. In Section 1 you will prepare for the project acquiring files and other resources.
 - b. In Section 2 you will examine the system design.
 - c. In Section 3 you will learn how to use Create a system design using Quartus Prime. The amount of work may appear to be daunting, but once you start into you should find that it proceeds fairly quickly.
 - d. In Section 4 you will learn how to simulate your design using ModelSim.
 - e. In Section 5 you will place and route the design.
 - f. In Section 6 you will create a programming file that could be used to configure the FPGA fabric.
3. Take your DE10-lite evaluation board and plug the USB cable into a computer. Program the FPGA with your PWM circuit design. Record your observations in your lab notebook - Describe how the device behaves – what do you see on the LED display and what is the light pattern?
4. Record the Fmax for this lab in your lab notebook. If an Fmax is not listed, use the inverted highest clock frequency for this number.
5. Estimate the % utilization of the FPGA logic for this lab at completion.

OBTAINING SENSOR DATA WITH THE MAX10 ADC

1. Follow the instructions in the detailed design section that follows for the ADC. Be sure to record your observations as you go.
 - a. If your results look different than the project guide, do not be alarmed, as there may be some differences between the tools used in the guide and your particular installation of the tools.
 - b. Do not be surprised when the initial and even subsequent compiles of the FPGA have errors. This will point you to the additional work you need to do.
2. This section is based on completing the input portion of the design of a simple voltmeter.



- a. In Section 1 you will prepare for the project acquiring files and other resources.
 - b. In Section 2 you will examine the system design.
 - c. In Section 3 you will learn how to use Create a system design using Quartus Prime and Qsys (Platform Builder).
 - d. In Section 4 you will place and route the design.
 - e. In Section 5 you will create a programming file, program the FPGA, and then test the hardware design.
3. Record the Fmax for this lab in your lab notebook. If an Fmax is not listed, use the inverted highest clock frequency for this number.
 4. Estimate the % utilization of the FPGA logic for this lab at completion.
 5. Record your observations of the board behavior once the FPGA is programmed. Does it behave as you expected? What do the 7-segment displays show?
 6. Submit a zipped up project file for auto-grading.

II. DETAILED DESIGN

CREATING A PWM CIRCUIT

1. GETTING STARTED

Your first objective is to ensure that you have all of the items needed and to install the tools so that you are ready to create and run your design.

List of Required Items:

- Altera Quartus Prime Version 16.1 FPGA Development Software Tool
- **Module Design Files: pwm_led_top.bdf, debouncer.v etc.**
- Terasic DE10-Lite Development Kit

Before continuing with this Module, ensure that the Altera tools and drivers have been installed.

EXTRACT THE LAB FILES.

- Create a folder **C:\AlteraPrj\DE10litePWM** on your PC.
- Copy PWM.zip to this directory
- Extract here to the above directory

Good Work!!

You have just completed all the setup and installation requirements and are now ready to contemplate the system-level design.

2. SYSTEM DESIGN

Section Objective

In this Section you will review the architecture of the design that will be created in Quartus Prime with the DE10-Lite Kit as the target. Typically, a design starts with system requirements. These system requirements become inputs to the system definition. System definition is then the first step for implementation in the design flow process.

After completing this Module you will be familiar with the following:


- Creating a Quartus Prime Project
- Implementing a MAX 10 design with Schematic Entry, including inclusion of HDL-based blocks.

- Simulating the design, running place and route, creating pin assignments and a programming file for the MAX10 silicon

SYSTEM REQUIREMENTS

During this exercise, you will follow a step-by-step guide to create a simple design. To do this you will configure a PLL block, connect together a few simple blocks created with Verilog code, assign pins, and download to the target board. The inputs are a System Clock at 50 MHz, and 3 toggle switch inputs to encode the PWM duty cycle. The output is an LED, and a pin on the Arduino GPIO Connector.

SYSTEM BLOCK DIAGRAM



The design above is a circuit that will be used to generate a PWM output which will drive one of the LEDs on the kit and vary the LED intensity. 3 toggle switches on the kit will be used to increase or decrease the PWM duty cycle value between 0 and 100% in 8 steps, 12.5% each. The `pwm_pll` block is a PLL within the MAX 10 FPGA device which will be used to take the incoming 50 MHz clock input and generate lower clock frequencies used to clock the PWM logic. The debouncer blocks are created from Verilog code to sample the incoming switches, debounce them and generate a single pulse output when the switch is thrown. The `pwm_gen` block is created from Verilog code and generates the PWM'ed output which will drive the LED and Arduino output.

Components of MAX10 Device Used

This project uses the MAX10 pll block and logic fabric.



PWM GENERATION


Pulse width modulation (PWM) is a simple method of using a rectangular digital waveform to create an analog output. PWM uses the width of the pulse to represent an amplitude.

The period of the wave is usually kept constant, and the pulse width, or ON time is varied.

The duty cycle is the proportion of time that the pulse is ON or HIGH, and is expressed as a percentage:

$$\text{Duty cycle} = 100\% * (\text{pulse ON time}) / (\text{pulse period})$$

Whatever duty cycle a PWM stream has, there is an average value. If the ON time is small, the average value is low; if the ON time is large, the average value is high. Therefore, by controlling the duty cycle, we control the average output value (represented as the red line below).



CONGRATULATIONS!!

You have just completed the review of the system-level design


3. CREATING THE PWM HARDWARE DESIGN

In this section you will create the fabric design using Quartus Prime.

Some source files have been provided in the lab files, as the design is combination of HDL files, IP cores, and Macro Blocks.

CREATE THE QUARTUS PROJECT


- 1) Launch Quartus Prime 16.1 (64-bit)
- 2) Create a new project using the New Project Wizard (File Menu).




3) Browse to the path where you extracted the lab files: **C:\AlteraPrj\DE10litePWM\PWM**
Specify the name of the project: **pwm**

Specify the name of the top-level design entity: **pwm_led_top** (It is a common naming convention to include the word “top” in the top-level design entity to make it clear and obvious which entity is at the top of the hierarchy.)


4) Click Next. Select Empty Project.



5) Add Files [page 2 of 5] and click on the button and browse into the **source** directory where you located the two provided Verilog files (**debouncer.v** and **pwm_gen.v**) and the provided schematic file (**pwm_led_top.bdf**). Select all 3 files and Add them to the files listing.



Once you have correctly added the 3 files, your Add Files dialogue box should look as follows:



- 6) Click next to reach: Family, Device, and Board Setting [page 3 of 5], select the device on your kit by using the filters as shown below. Select Board, MAX10 for the family, and then MAX10 DE10-Lite for the kit. This automatically selects the 10M50DAF484C6GES part.



New Project Wizard

Family, Device & Board Settings

Device Board

Select the board/development kit you want to target for compilation.

Family: MAX 10 Development Kit: MAX 10 DE10 - Lite

Available boards:

Name	Version	Family	Device	Vendor	LEs	Total I/Os	GPIOs	Memory Bits	multiplier 9-t	PLLs	Global Clocks	User Flash M	ADCs	TSDs
MAX 10 DE...	1.0	MAX 10	10M50DAF484C6GES	Altera	49760	360	360	1677312	288	4	20	11534336	2	1

< >

Create top-level design file.

Can't find your board? Check the [Design Store](#) for additions and search for baseline under Design Examples.

< Back Next > Finish Cancel Help

After making your selection, look at your kit and confirm that the part number marked on your device matches your selection.

7) In EDA Tool Settings, Select Modelsim-Altera for the Simulation Tool. Click Next.

New Project Wizard

EDA Tool Settings

Specify the other EDA tools used with the Quartus Prime software to develop your project.

EDA tools:


Tool Type	Tool Name	Format(s)	Run Tool Automatically
Design Entry/S...	<None>	<None>	<input type="checkbox"/> Run this tool automatically to synthesize the current design
Simulation	ModelSim-Altera	Verilog HDL	<input type="checkbox"/> Run gate-level simulation automatically after compilation
Board-Level	Timing	<None>	
	Symbol	<None>	
	Signal Integrity	<None>	
	Boundary Scan	<None>	

< Back Next > Finish Cancel Help




8) Click Next for the summary, and Click Finish.

You should see a Project in Quartus like this:




Note that the message indicates the top-level design entity was changed to DE10_LITE_Golden_Top. This isn't what we want. If we look at our project directory, we see several new files have been created by the tool:




The pwm_led_top.qsf is a Quartus settings file, which includes pin assignments which we need. The .qdf file is a design file that we also want. The pwm.qpf is the project file, it is essential. The DE10_LITE_Golden_Top.v is a Verilog file that defines all the input and output ports. If we were doing the design in Verilog, we could start with this file and it would be very helpful. However, our top-level is going to be a schematic, one that is given.

- 9) In the Project Navigator, select Files and then right click on the .bdf file set it as the top-level entity. Back under Hierarchy, the file name should now be pwm_led_top. Double click on this to see the beginning of the schematic that you will complete:




What about the now unused pins? An option exists in the Quartus project to deal with any user I/O pins that are unused by our design.

10) Go to the **Assignments** Menu and choose **Device**, then in the Device dialog box, select **Device and Pin Options...**



This brings up the Device and Pin Options dialog box. Select **Unused Pins** and use the pulldown menu to change the option to Reserve all unused pins **As input tri-stated** and then click **OK** twice:




Congratulations, you've just completed setup of the Quartus Project.

EXAMINE THE DESIGN FILES

In the top left corner of Quartus, there is a **Project Navigator** pane, which has several tabs, including Hierarchy, Files, Design Units, IP Components and Revisions.

1. Click on the Files tab to see a listing of the files that we have added to our project.



Double-click on each of these files to view the contents.


- **source/pwm_gen.v** – This Verilog file takes a 10-bit duty cycle input and generates a PWM output with 1024 intensity levels (0.1% each).
- **source/debouncer.v** – This Verilog file debounces button or switch inputs to produce a single output pulse when a button or switch on the kit is pressed.
- **source/pwm_led_top.bdf** – This is a partially completed schematic will be used to connect the various blocks of the design.

CREATE A PLL


In addition to the above files, one additional item we will use for our design is a PLL. The DE10-Lite kit has an onboard 50MHz crystal oscillator which comes into the FPGA on one of the MAX10 FPGA's clock input pins.

MAX10 FPGAs include PLLs within the device that can be used to generate other clock frequencies. For our design, we will use a PLL to take the MAX10_CLK1_50 input and generate 10MHz and 30kHz clock outputs.


1. From the **Tools** menu, select **IP Catalog**.
2. An IP Catalog pane should now be present on the right side of your Quartus window if it wasn't already.
3. Locate the ALTPPLL IP Component from the IP Catalog. It is found under **Basic Functions -> Clocks: PLLs and Resets -> PLL -> ALTPPLL** and double click to launch the IP Component's wizard.



4. A dialog box will appear asking where you wish to save the IP Variation. Save it within the source sub-directory as pwm_pll:



5. The ALPLL MegaWizard will launch. On the first screen of the wizard, change the frequency of the inclk0 input to be 50.000 MHz to match the 50MHz clock input on our kit. Leave the other options on this screen at the default setting.



- Click **Next** to move to the next page of the MegaWizard “**Inputs/Lock**.” Uncheck the options for creating the ‘areset’ input and the ‘locked’ output as our design will not need those options.



MegaWizard Plug-In Manager [page 2 of 12]

ALTPPLL

1 Parameter Settings 2 PLL Reconfiguration 3 Output Clocks 4 EDA 5 Summary

General/Modes > Inputs/Lock > Bandwidth/SS > Clock switchover >

pwm_pll

inclk0 inclk0 frequency: 50.000 MHz Operation Mode: Normal

Clk	Ratio	Ph (dg)	DC (%)
c0	1/1	0.00	50.00

MAX 10

Able to implement the requested PLL

Optional Inputs

- Create an 'pllena' input to selectively enable the PLL
- Create an 'areset' input to asynchronously reset the PLL
- Create an 'pfdena' input to selectively enable the phase/frequency detector

Lock Output


- Create 'locked' output
- Enable self-reset on loss lock

Advanced Parameters

Using these parameters is recommended for advanced users only

- Create output file(s) using the 'Advanced' PLL parameters
 - Configurations with output clock(s) that use cascade counters are not supported

7. Click on the “[3] Output Clocks” tab to jump ahead to the MegaWizard page [6 of 12] where we will set our output clock. Change it to 25 MHz.



8. Click on the “clk c1” tab so that we can enable a 2nd output of the PLL to generate a slower 30kHz clock output.
9. Check the “use this clock” box and input an output clock frequency of **0.030 MHz**.



MegaWizard Plug-In Manager [page 7 of 12]

ALTPPLL

1 Parameter Settings 2 PLL Reconfiguration 3 Output Clocks 4 EDA 5 Summary

clk c0 > clk c1 > clk c2 > clk c3 > clk c4 >

c1 - Core/External Output Clock
Able to implement the requested PLL

Use this clock
Clock Tap Settings

Enter output clock frequency:
 Enter output clock parameters:
Clock multiplication factor
Clock division factor

Requested Settings	Actual Settings
0.0300000 MHz	0.030000
1	3
1	<< Copy
0.00	5000
0.00 deg	0.00

Clock phase shift

Clock duty cycle (%)

Note: The displayed internal settings of the PLL is recommended for use by advanced users only

Description	V _t
Primary clock VCO frequency (MHz)	60
Modulus for M counter	12

Per Clock Feasibility Indicators

c0 c1 c2 c3 c4

pwm_pll

inclk0 frequency: 50.000 MHz
Operation Mode: Normal

Clk	Ratio	Ph (dg)	DC (%)
c0	1/2	0.00	50.00
c1	3/5000	0.00	50.00

MAX 10

10. Click **Finish** which will take you to the **Summary** tab.

11. On the **Summary** tab, select the **pwm_pll.bsf** to have the Wizard generate a **Quartus symbol file** so that we can place the PLL within a schematic sheet and click **Finish** to complete the PLL



MegaWizard Plug-In Manager [page 12 of 12] ? X

ALTPPLL

1 Parameter Settings 2 PLL Reconfiguration 3 Output Clocks 4 EDA 5 Summary

pwm_pll

inclk0 frequency: 50.000 MHz
Operation Mode: Normal

Clk	Ratio	Ph (dg)	DC (%)
c0	1/2	0.00	50.00
c1	3/5000	0.00	50.00


MAX 10

Turn on the files you wish to generate. A gray checkmark indicates a file that is automatically generated, and a green checkmark indicates an optional file. Click Finish to generate the selected files. The state of each checkbox is maintained in subsequent MegaWizard Plug-In Manager sessions.


The MegaWizard Plug-In Manager creates the selected files in the following directory:
C:\AlteraPrj\DE10litePWM\

File	Description
<input checked="" type="checkbox"/> pwm_pll.v	Variation file
<input checked="" type="checkbox"/> pwm_pll.ppf	PinPlanner ports PPF file
<input type="checkbox"/> pwm_pll.inc	AHDL Include file
<input type="checkbox"/> pwm_pll.cmp	VHDL component declaration file
<input checked="" type="checkbox"/> pwm_pll.bsf	Quartus Prime symbol file
<input type="checkbox"/> pwm_pll_inst.v	Instantiation template file
<input type="checkbox"/> pwm_pll_bb.v	Verilog HDL black-box file

Cancel < Back Next > Finish



12. Click Yes to add the qip file.




13. The PLL MegaWizard generated an IP variation file which is now located in your project subdirectory. Also, a Quartus IP file with file extension of *.qip has also been automatically added to your Quartus project. You should now see the **pwm_pll.qip** file in your Files listing. The same process of using the IP Catalog could be used in your own FPGA design to create IP blocks such as counters, numerically controlled oscillators, FIR filters, FFTs, and DDR3 controllers, to name a few examples. Explore the IP Catalog to see other items that can be created.


CREATE SYMBOLS FOR THE VERILOG SOURCE FILES.

The design uses several Verilog files which each define a design entity. The different design entities will need to be connected together to create our FPGA design. While the Verilog design entities can be connected together with Verilog code, another option exists in the Quartus software. It is possible to create symbols for Verilog files and then the design entities can be placed onto a Quartus block diagram file and can be connected together using the Quartus schematic editor.

1. For each of the 2 Verilog files in the project, perform the following:
 - a. Open the Verilog source file.
 - b. From the **File** menu, select **Create / Update -> Create Symbol Files for Current File**




C. Confirm in the messages that the symbol file was created successfully:




Then repeat these steps to create the symbol for the debouncer.v Verilog file.

COMPLETE THE SCHEMATIC


1. Open the **source/pwm_led_top.bdf** file and the partially completed schematic should appear in the Quartus window.
2. You may find it useful to right click on the schematic tab and select "**Detach Window**" to allow the schematic to open in a separate window that can be maximized to see the entire schematic.




3. The partially-completed schematic should appear as follows:



4. Our goal is to insert the symbols for the various blocks in the design to create a completed schematic which will look as follows:




5. Click on the **Symbol Tool**




6. Under the **Project** library, you will find the symbols that we have generated previously in this project. Select the **pwm_pll** symbol.


7. Uncheck the **Repeat-insert mode** and click **OK**.



8. You will now have a floating symbol that can be placed onto the schematic sheet.




9. Place it in the correct location at the top left such that the **SYS_CLK** input pin lines up with the **inclk0** port and the **c0** and **c1** ports line up with the **pwm_clk** and **duty_cycle_clk** wires as follows. (You may need to scroll up a little to create room for the symbol.)



Below are a few tips to related to schematic entry:

- o Note that Quartus schematic sheets use square brackets [] and two periods .. to denote bus notation. E.g. `duty_cycle[3..0]`
- o In the symbol selection dialog box, if you know the name of the symbol that you need (e.g. "input", "not", "and2", "and3", etc.) you can type it into the "Name" field, rather than to navigate the library tree to find it.
- o You can find the orthogonal node line and orthogonal bus line icons on the toolbar:
- o Alternatively, when you hover over a node on a symbol, the cursor will change to the node line drawing icon and you can directly begin drawing even if you do not have the node line tool selected.
- o If you right click on a node line, you can change it to a bus line from the context menu:




10. Repeat in the same manner to add 3 debouncer symbols and the **pwm_gen** symbol to the schematic sheet. It is helpful to check the repeat block mode when adding the debouncers. Hit escape to quit placing symbols. It is easier to place the debouncers and then line the switch inputs up to them. When tying the debouncer outputs to the duty cycle input, start from each debouncer output so that you can label it with the `duty_cycle` bus name. For the top line out of the debouncer, right click on the




line and select properties. Enter duty_cycle[0] for the name. Do the same for the next 2 lines, duty_cycle[1] and duty_cycle[2]. Extend the bus from the pwm_gen block to the right of the 3 debouncer blocks, and tie each debouncer output to the bus.

Select the bus, select properties, and name the bus duty_cycle[2..0].



The schematic should now appear as follows:



11. Go to the **File** menu and select **Save** to save the changes you have made to the schematic block diagram file. Run an Analysis and Elaboration (or Analysis & Synthesis).

Congratulations, you've completed the design entry of the PWM circuit.


4. SIMULATING THE DESIGN

Section Objective


In this section simulate the design using ModelSim, perhaps the most common simulation interface used in FPGA development. The PWM has a clock, which can be used to drive the simulation so no testbench is required, although we will force the inputs.

PREPARE SIMULATION FILES AND SETTINGS


1. The simulator cannot simulate a .bdf file. To provide a top-level file that can be simulated, we need to convert the .bdf to a .v file. With the pwm_led_top.bdf tab highlighted, select the File menu, Create/Update, and Create HDL Design File from Current File.




2. Choose Verilog HDL and select OK:




Confirm that the file was created successfully in the message window:




- From the Project menu, select Add/Remove files from project. The Settings dialog should appear. Select the browse button at the right of the file name box.



4. In the source directory, select pwm_led_top.v and click Open.




5. In the Project Navigator, go to Files and double click on the source/pwm_led_top.v to examine the Verilog file.



6. Right click on source/pwm_led_top.v and select Set as Top-Level Entity.
7. Right click on source/pwm_led_top.bdf and select Remove file from project. Run Analysis & Elaboration.


SIMULATE THE DESIGN

8. From Quartus, select Tools and then Run Simulation Tool, and then RTL Simulation. If installed correctly and chosen as the EDA tool in settings, then ModelSim-Altera Edition should start. Click on the Library Tab, and scroll down to work, and you should see this:




9. From the top menus, select Simulate and then Start Simulation. In the Start Simulation Dialog box, scroll down to work and select pwm_led_top.v as the design unit. Be sure to change the resolution from default to ns. On the Libraries tab, select Add, and then navigate to C:/intelFPGA_lite/16.1/modelsim_ase/altera/Verilog/altera_mf to add the library that contains the alt_pll.


Click OK and simulation should begin.



10. Select the Wave Tab. Click into the Objects window, hit control-A and then drag all the signals to the wave window:



11. Right click on the MAX10_CLK1_50 and select clock.



12. Set the clock period to 20 and select OK. Repeat with the duty cycle clock, but set the clock period to 3000.

13. Change the run length time to 100 ns.




14. Click on the down arrow doc to run, or select from the top menu Simulate – Run – Run 100. You should see a clock waveform on the MAX10 clock.

15. Right click on the pwm_led_top/SW signal, select Force, and set the signals to 000.

16. Run 100 again.

17. It takes some time for the debouncer clock to allow the switch inputs through. Change the simulation run length to 100 us, and Run 100.

18. You should see the duty cycle go to 111, and the pwm signal will begin. You can force the SW[] inputs to other values, and verify that the pwm output is as expected.



19. Close the ModelSim simulator (**File > Quit**). Click **Yes** when asked if you want to quit.


CONGRATULATIONS!!

You have just simulated your FPGA system!

5. PLACING AND ROUTING THE DESIGN

Section Objective: In this section you will do a full compilation on the pwm design. This design runs with the fastest clock at 50 MHz, so we have not entered timing constraints as one normally would.

1. Double click on Compile Design in the Task window. You should see a result something like this, with all the green checkmarks in the Task window:



2. When compilation complete, look at the Flow Messages. Note that there are tabs at the top of the messages window that allow you to filter by message type.
3. Look at the TimeQuest Timing Analyzer, Slow 1200mV 85C Model, Fmax Summary to determine the Fmax. Not that the TimeQuest result is in red because we have not yet constrained all the ports. This is not a concern for now.
4. Look at the Flow summary to determine the total registers (Flip-Flops) and % utilization of logic elements.

CONGRATULATIONS!!

You have just placed and routed your FPGA design.



6. CREATING A PROGRAMMING FILE


Section Objective: In this section you will learn how to generate a programming file that can be handed off to production.

INTRODUCTION TO ALTERA PROGRAMMING

Now that you've done all this wonderful logic design work in the FPGA tool, you would naturally like to see it in action in hardware. To do this, you need to program, or configure, the FPGA. Programming usually describes the action of placing into memory contents of a file that will be used to define the behavior of the device, whether it be a microcontroller or a programmable logic device. Configuration is the process of loading that memory into the device to establish the characteristic behavior of the device. Once configuration of an FPGA is complete, it is ready to perform the hardware tasks it was designed for. The configuration Sequence for Altera Cyclone V devices is shown in more detail in the sequence chart here:



Figure 7-1: Configuration Sequence for Cyclone V Devices




For Altera FPGAs, the configuration memory is typically loaded either directly through the JTAG programming cable or via a memory on the board connected to the FPGA. In fact there are several configuration modes for Cyclone V devices, as seen in the following table:

Configuration Mode	Data width	Max Clock Rate (MHz)	Decompression	Design Security	Partial Reconfiguration	Remote System Update
JTAG	1	33	-	-	-	-
Active Serial (AS) through EPROM or EPCQ serial FLASH memory configuration device	1 or 4	100	Yes	Yes	-	Yes
Passive Serial (PS) through CPLD or External Microcontroller	1	125	Yes	Yes	-	-
Fast Passive Parallel	8	125	Yes	Yes	-	-
Fast Passive Parallel	16	125	Yes	Yes	Yes	Parallel Loader
Configuration Via Protocol (CVP) via PCIe	x1, x2, and x4 lanes	-	Yes	Yes	Yes	

The hardware design of each of these configuration modes is different. The partial schematic shown here depicts the hardware design for a JTAG configuration interface, which is commonly used on evaluation boards. JTAG configuration can be used in conjunction with other configuration modes, but it always has precedence. In JTAG configuration, JTAG commands and data are sent to the FPGA directly to program the internal configuration memory, and once the transfer is complete the FPGA is configured and ready to run.


Figure 7-21: JTAG Configuration of a Single Device Using a Download Cable



The next most common configuration mode is Active Serial, in which a serial FLASH memory device stores the configuration image, and the FPGA loads it into configuration memory on power up. A schematic for this mode is shown, along with the JTAG cable connector which in this case is used to program the memory device. Typically this connector may not be populated in production, but is used in development. Production FLASH memories are usually pre-programmed and don't need to be programmed from a cable. Some board designs will have multiple FPGAs in a chain supported by a single Large FLASH memory with multiple images.




Figure 7-14: Connection Setup for Programming the EPCS Using the AS Interface



Another common configuration scheme is Fast Passive Parallel as shown here. A CPLD or Microprocessor tied to a memory device actively transfers the data to the FPGA on power up. This allows more control of the configuration process and is faster.




Figure 7-6: Single Device FPP Configuration Using an External Host



The MAX10 is unique to Altera in that it has internal FLASH memory for configuration, and so there are 2 ways to program it. One is with JTAG as with other FPGAs using a .sof file directly to the SRAM configuration cells, and the other also uses JTAG but programs the configuration flash memory, which is transferred to the SRAM configuration cells on power up. JTAG programming requires a programming cable, like a USB Blaster II or Ethernet Blaster II.

Figure 29: Overview of JTAG Configuration and Internal Configuration for MAX 10 Devices



In addition to correctly designed hardware for a particular configuration scheme, you must also have a programming file to program the part. There are several types:



1. .sof (SRAM Object File) - which is used to configure FPGAs directly from Quartus Prime software through a download cable. This is the most common type of programming file as it is used for development when first testing the design by downloading it directly through the JTAG cable.
2. .pof (Programming Object File) – Used to Program CPLDs, FLASH FPGAs, and configuration FLASH memories.
3. .jam/.jbc – ASCII file used by processors and test equipment to program devices via JTAG
4. .jic (JTAG Indirect Configuration File) – is used to program EPICS (Altera serial configuration) devices through their dedicated configuration connection to an FPGA, as configuration devices do not have JTAG interfaces.

The Quartus Prime Programmer is a software tool that controls the programming of the FPGA. When you open the programmer from the tools menu or toolbar, it creates a chain description file (.cdf) that stores device programming chain information, as there can be more than one FPGA in the programming chain. A picture of this chain is shown in the programming window.

PROGRAMMING THE DE10-LITE

After Compilation, do the following to program the board:

- 1) Connect the USB cable to your DE10-Lite kit.
- 2) Plug the other end of the USB cable to a USB port of your computer.
- 3) Launch the Quartus Programmer, via the icon or through the Tools menu (**Tools -> Programmer**)
- 4) Setup the programming hardware. To do this, click the hardware setup button in the upper left corner of the programmer, and select the hardware you want to use. Choose USB Blaster in the Hardware Setup Dialog.



Close the Dialog Box and your setup should appear as this:




A programming device must have drivers installed and be detected correctly to be listed. Next select the programming mode – the most common is JTAG. The JTAG chain can consist of both non-Altera and Altera devices.

Once the hardware is setup, a toolbar in the programmer provides all the commands needed to control the programming of devices. For example, the order of programming devices on the chain can be




arranged. Other common operations include Auto detect, in which the chain is scanned and devices found is reported, and change file, which selects a new file to program into the selected target device. Clicking on Auto Detect makes the programmer show the device chain:





You can also verify a device after it has been programmed, or blank check a device, erase a device, or set a security bit if available.


5) To select the programming file, click Add File, in this case pwm_led_top.sof.



Click Open. Back in the programming window, you may have to delete any other entries that are listed.



- 6) When all the devices are defined and options set correctly, click on Start in the upper left. The progress bar shows the status of the programming and the messages windows provides detailed status, and information about any errors that may occur. When the progress bar reaches 100%, the programming is complete.



7) Play with the board by changing the first 3 switches to see if the design behaves as expected.

CONGRATULATIONS!! You are done. You've completed your PWM FPGA design

ANALOG INPUT USING THE ADC

1. GETTING STARTED WITH ADC

Your first objective is to ensure that you have all of the items needed and to install the tools so that you are ready to create and run your design.

List of Required Items:

- Altera Quartus Prime Version 16.1 FPGA Development Software Tool
- **Module Design Files: ADC_connect.vhd, SEG7_LUT_6.v, etc.**
- Terasic DE10-Lite Development Kit

Before continuing with this Module, ensure that the Altera tools and drivers have been installed.

EXTRACT THE LAB FILES.

- Create a folder **C:\AlteraPrj\DE10liteADC** on your PC.
- Copy ADC.zip to this directory
- Extract to the above directory

Excellent!!

You have just completed all the setup and installation requirements and are now ready to consider the system-level design.

2. SYSTEM DESIGN

Section Objective

In this Section you will review the architecture of the design that will be created in Quartus Prime with the DE10-Lite Kit as the target. Typically, a design starts with system requirements. These system requirements become inputs to the system definition.


After completing this Module you will be familiar with the following:

- Using Qsys to create an IP block for use in your design
- Implementing a MAX 10 ADC subsystem.
- Incorporating the MAX 10 ADC subsystem into the top level system design, by creating a block symbol from HDL source.
- Implementing the design by running place and route, creating pin assignments and a programming file for the MAX10 silicon, and then analyzing and testing the design.

SYSTEM REQUIREMENTS

During this exercise, you will follow a step-by-step guide to create a simple design. To do this you will create a design in Qsys, the Altera System Design Tool, which includes a PLL block, the ADC module, a JTAG Avalon bus master and Avalon bus bridge. You will then create a block symbol of this Qsys system, and add it to your PWM system design schematic. After connecting the top level blocks together, the design will be compiled and downloaded to the target board for testing. You may be able to use the ADC toolkit to view waveforms as part of the test. The inputs are a System Clock at 50 MHz, 3 toggle switch inputs to encode the PWM duty cycle, a 10 MHz ADC clock, and the ADC input from a pin on the Arduino Analog Connector. The output is an LED, the 7-segment LED displays, and a pin on the Arduino GPIO Connector.

SYSTEM BLOCK DIAGRAM





The design above includes the previous PWM circuitry from the first part of the module, and adds an ADC module with channel sequencer, and a control module that connects to the ADC, starts the sampling, and generates outputs to a 7-segment LED driver.

Components of MAX10 Device Used


This tutorial uses the MAX10 pll block, ADC module, and logic fabric.

MAX10 ADC

The MAX 10 ADC is a successive approximation register (SAR) ADC that converts one analog sample in one clock cycle.

Each ADC block supports one dedicated analog input pin and up to 16 channels of dual function pins.

You can use the built-in temperature sensing diode (TSD) to perform on-chip temperature measurement.



Good Work!!

You have just completed the examination of the system-level design


3. CREATING THE DESIGN

In this section you will create the ADC module design using Quartus Prime. Some source files have been provided in the project files, as the design is a combination of HDL files, IP cores, and Macro Blocks.


CREATE THE QUARTUS PROJECT

1) Launch Quartus Prime 16.1 (64-bit)


2) Use Project -> Open Project and select ADC.qpf from you C:\AlteraPrj\DE10liteADC directory.




3) You may notice the top level is still pwm_led_top. This is OK, as you will be adding the ADC module to this design. If you double click on this and see pwm_led_top.v, then you will need to add the pwm_led_top.bdf and make it the top level entity in the design. To do this, select Add/Remove Files from the Project menu, and use the browse button to browse to source and select pwm_led_top.bdf and Click Open.



4) In the Settings dialog, select source/pwm_led_top.v and click on Remove, and then OK.




5) In the Project Navigator on the files tab, right click on source/pwm_led_top.bdf and select Set as Top-Level Entity. Double click on this file to see the block diagram of the design.




CREATE THE QSYS SYSTEM

- 1) From the Tools menu, select Qsys. After a moment or two, the Qsys design tool will open. It begins assuming that you need a clock in the design.



- 2) In the IP catalog in the upper left hand corner, type ADC in the search box. Select the Altera Modular ADC core and then click add in the lower right corner of this window to add the ADC module.



The ADC core configuration window should appear:



Altera Modular ADC core - modular_adc_0

Documentation

Block Diagram

Show signals

General

Core Configuration

Core Variant: Standard sequencer with Avalon-MM sample storage
Debug Path: Disabled

IP Generation

Generate IP for which ADCs of this device?: 1st ADC

Clocks

ADC Sample Rate: 1 Mhz
ADC Input Clock: 10 Mhz

Reference Voltage

Reference Voltage Source: External
External Reference Voltage: 2.5 V

Logic Simulation

Enable user created expected output file: Disabled

Channels Sequencer

CH0 CH1 CH2 CH3 CH4 CH5 CH6 CH7 CH8 TSD

Channel 0

Use Channel 0 (Dedicated analog input pin - ANAIN)

Error: modular_adc_0: Sequencer Slot 1 is pointing to Channel which is not available in current selected device part. Please re-configure Sequencer Slot 1.
Warning: modular_adc_0: Error converting csd slot value 30 to string output code.

Cancel Finish

- 2) For the Core Configuration, select the Standard sequencer with external sample storage (we need to be able to get the sample data in the top level) and Enable the Debug Path. Accept the other defaults. In Channels, select CH1 and check the box to use Channel 1 In the Sequencer, set the number of slots used to 1, and set Slot 1 to CH 1. Click Finish.



Altera Modular ADC core - modular_adc_0

Altera Modular ADC core
altera_modular_adc

Block Diagram

Show signals

modular_adc_0

clock clock avalon_streaming response

reset_sink reset

adc_pll_clock clock

adc_pll_locked conduit

sequencer_csr avalon

altera_modular_adc

General

Core Configuration

Core Variant: Standard sequencer with external sample storage

Debug Path: Enabled

IP Generation

Generate IP for which ADCs of this device?: 1st ADC

Clocks

ADC Sample Rate: 1 Mhz

ADC Input Clock: 10 Mhz

Reference Voltage

Reference Voltage Source: External

External Reference Voltage: 2.5 V

Logic Simulation

Enable user created expected output file: Disabled

Channels Sequencer

Conversion Sequence Length

Number of slot used: 1

Conversion Sequence Channels

Slot 1: CH 1


Warning: modular_adc_0.adc_monitor_internal.core: Unknown clock rate; 10.0 ms startup delay will be computed assuming a clock rate of 50MHz.

Info: modular_adc_0.control_internal.response/st_splitter_internal: The sink has a empty signal of 1 bits, but the source does not. Avalon-ST Adapter will be inserted.


Info: modular_adc_0.st_splitter_internal.out1/adc_monitor_internal.adc_data: The source has a empty signal of 1 bits, but the sink does not. Avalon-ST Adapter will be inserted.

Cancel F

You should see an addition to the Qsys system like this:




Note that there are errors. We will address these as we continue the design. At this point, we might want to save our work. Click File and Save As, save the qsys file as ADC.qsys and make sure it is in the \DE10liteADC directory.







4) Next you need to add an alt_pll to provide a clock for the ADC module. In the IP catalog, click the x on the search box if it still has the ADC present. Under Basic Functions, then Clocks, then PLL select Avalon ALTPLL:



Double click on the ALTPLL, the ALTPLL MegaWizard Plug-In Manager should appear. Enter 10.000 MHz for the inclk0 input frequency and accept all other defaults:




5) Next click on the Output Clocks tab and set the output clock frequency to 10 MHz. This will be used to drive the ADC module.




Click Finish.


6) To use the built-in debugging features, you need to add a JTAG to Avalon Master Bridge. This gives you a master interface to talk through with the "System Console" tool which is a part of the Quartus installation (Tools menu). Type JTAG in the IP Catalog search box. Select and add the JTAG to Avalon Master Bridge:




No configuration is required, just click finish.




7) To communicate to the rest of the design elements, you need to add an "Avalon-MM Pipeline Bridge" from the IP catalog to your Qsys system:



Set the data width to 16 and hit Finish:



This finishes the component insertion portion of the Qsys design. You will likely see 9 errors listed:



- 8) Now to interconnect all the Qsys components. By clicking on the small circles to the left of the signal names, the interconnections are made. Connect the clk_0 Clock Output to the modular_adc_clock input, the altpll_0 clock input, the master_0 clock input, and the mm_bridge_0 clock input. This should have eliminated several of the listed errors. Connect the clk_0 clk_reset to modular_adc_0 reset sink, altpll_0 inclk_interface_reset, master_0 clk_reset, and mm_bridge_0 reset. Only one error should be left. Connect the alt_pll_0 c0 output to the adc_pll_clock input, and the altpll_0 locked conduit to the adc_pll_locked Conduit. Now there should be no errors, and your design should look something like this:

Qsys - ADC.qsys* (C:\AlteraPrj\DE10liteADC\ADC.qsys)

File Edit System Generate View Tools Help

IP Catalog System Contents Address Map Interconnect Requirements

Project: New Component... Library: Bridges and Adaptors Basic Functions Bridges & Adaptors Clock: Clock Bridge Interrupt: IRQ Bridge Memory Mapped: Avalon-MM Clock Crossing Bridge, Avalon-MM DDR Memory Half Rate Bridge, Avalon-MM Pipeline Bridge, Avalon-MM Unaligned Burst Expansion Bridge, AXI Bridge, AXI Timeout Bridge, JTAG to Avalon Master Bridge Configuration and Programming

Hierarchy Device Family

System: ADC Path: atlpl_0.locked_conduit

Name	Description	Export	Clock	Base	End	IRQ	Tags	Opcode Name
clk_0	Clock Source	clk <i>exported</i>						
clk_in	Clock Input							
clk_in_reset	Reset Input							
clk_out	Clock Output							
clk_reset	Reset Output							
modular_adc_0	Altera Modular ADC core							
clock	Clock Input	Double-click to export	clk_0					
reset_sink	Reset Input	Double-click to export	clk_0					
adc_pll_clock	Clock Input	Double-click to export	atlpl_0.c0					
adc_pll_locked	Conduit	Double-click to export						
sequencer_csr	Avalon Memory Mapped Slave	Double-click to export						
response	Avalon Streaming Source	Double-click to export						
atlpl_0	Avalon ALTPLL	Double-click to export	clk_0					
indk_interface	Clock Input	Double-click to export	clk_0					
indk_interface_reset	Reset Input	Double-click to export	[indk_inter...					
pll_slave	Avalon Memory Mapped Slave	Double-click to export	clk_0					
c0	Clock Output	Double-click to export	clk_0					
areset_conduit	Conduit	Double-click to export	clk_0					
locked_conduit	Conduit	Double-click to export	atlpl_0.c0					
master_0	JTAG to Avalon Master Bridge	Double-click to export	clk_0					
clk	Clock Input	Double-click to export	clk_0					
reset	Reset Input	Double-click to export	clk_0					
master	Avalon Memory Mapped Master	Double-click to export	clk_0					
master_reset	Reset Output	Double-click to export	clk_0					
mm_bridge_0	Avalon-MM Pipeline Bridge	Double-click to export	clk_0					
clk	Clock Input	Double-click to export	clk_0					
reset	Reset Input	Double-click to export	clk_0					
s0	Avalon Memory Mapped Slave	Double-click to export	clk_0					
m0	Avalon Memory Mapped Master	Double-click to export	clk_0					

Current filter: **atlpl_0.c0**
Clock Output [clock_source 16.1]
Associated clock: None (asynchronous)

Messages

Type	Path	Message
7 Warnings	ADC.modular_adc_0.response	modular_adc_0.response must be connected to an Avalon-ST sink
ADC.modular_adc_0	ADC.atlpl_0	modular_adc_0.areset_conduit must be exported, or connected to a matching conduit
ADC.modular_adc_0	ADC.modular_adc_0	modular_adc_0.sequencer_csr must be connected to an Avalon-MM master
ADC.modular_adc_0	ADC.atlpl_0	atlpl_0 pll_slave must be connected to an Avalon-MM master
ADC.modular_adc_0	ADC.master_0	master_0.master must be connected to an Avalon-MM slave
ADC.modular_adc_0	ADC.mm_bridge_0	mm_bridge_0.s0 must be connected to an Avalon-MM master

0 Errors, 7 Warnings

Generate HDL... Finish

9) However, we are still not done. Connect the sequencer_csr slave to the master_0 master and the mm_bridge_0 master. Connect the modular_adc_0 adc_pll_locked to the atl_pll_0 locked conduit. At this point, you should see:



Qsys - ADC.qsys* (C:\AlteraPrj\DE10liteADC\ADC.qsys)

System: ADC Path: modular_adc_0.adc_pll_locked

Use	Connections	Name	Description	Export	Clock	Base	End	IRQ	Tags	Opcode Name
<input checked="" type="checkbox"/>		clk_0	Clock Source	clk	exported					
		clk_in	Clock Input							
		clk_in_reset	Reset Input							
		clk	Clock Output							
		clk_reset	Reset Output							
<input checked="" type="checkbox"/>		modular_adc_0	Altera Modular ADC core							
		clock	Clock Input							
		reset_sink	Reset Input							
		adc_pll_clock	Clock Input							
		adc_pll_locked	Conduit	Double-click to export						
<input checked="" type="checkbox"/>		altpll_0	Avalon ALTPLL							
		inclk_interface	Clock Input							
		inclk_interface_reset	Reset Input							
		pll_slave	Avalon Memory Mapped Slave							
		c0	Clock Output							
		areset_conduit	Conduit							
		locked_conduit	Conduit							
<input checked="" type="checkbox"/>		master_0	JTAG to Avalon Master Bridge							
		clk	Clock Input							
		clk_reset	Reset Input							
		master	Avalon Memory Mapped Master							
		master_reset	Reset Output							
<input checked="" type="checkbox"/>		mm_bridge_0	Avalon-MM Pipeline Bridge							
		clk	Clock Input							
		reset	Reset Input							
		s0	Avalon Memory Mapped Slave							
		m0	Avalon Memory Mapped Master							

Messages

Type	Path	Message
	5 Warnings	
	ADC.mm_bridge_0.m0/modular_adc_0.sequencer_csr	Master mm_bridge_0.m0 cannot safely write to slave modular_adc_0.sequencer_csr, because the master data width is narrower than the modular_adc_0.response must be connected to an Avalon-ST sink
	ADC.modular_adc_0.response	
	ADC.altpll_0	altpll_0.areset_conduit must be exported, or connected to a matching conduit.
	ADC.altpll_0	altpll_0.pll_slave must be connected to an Avalon-MM master
	ADC.mm_bridge_0	mm_bridge_0.s0 must be connected to an Avalon-MM master

- 10) To expose signals to the top level, they need to be exported. Export them by double clicking in the export column for the signals adc response as well as mm_bridge_0 s0.


Qsys - ADC.qsys* (C:\AlteraPrj\DE10liteADC\ADC.qsys)

System: ADC Path: mm_bridge_0.s0



Use	Connections	Name	Description	Export	Clock	Base	End	IRQ	Tags	Opcode Name
<input checked="" type="checkbox"/>		clk_0	Clock Source	clk	exported					
		clk_in	Clock Input							
		clk_in_reset	Reset Input							
		clk	Clock Output							
		clk_reset	Reset Output							
<input checked="" type="checkbox"/>		modular_adc_0	Altera Modular ADC core							
		clock	Clock Input							
		reset_sink	Reset Input							
		adc_pll_clock	Clock Input							
		adc_pll_locked	Conduit							
		sequencer_csr	Avalon Memory Mapped Slave							
		response	Avalon Streaming Source							
<input checked="" type="checkbox"/>		altpll_0	Avalon ALTPPLL							
		inclk_interface	Clock Input							
		inclk_interface_reset	Reset Input							
		pll_slave	Avalon Memory Mapped Slave							
		c0	Clock Output							
		areset_conduit	Conduit							
		locked_conduit	Conduit							
<input checked="" type="checkbox"/>		master_0	JTAG to Avalon Master Bridge							
		clk	Clock Input							
		clk_reset	Reset Input							
		master	Avalon Memory Mapped Master							
		master_reset	Reset Output							
<input checked="" type="checkbox"/>		mm_bridge_0	Avalon-MM Pipeline Bridge							
		clk	Clock Input							
		reset	Reset Input							
		s0	Avalon Memory Mapped Slave	mm_bridge_0.s0	[clk]	0				
		m0	Avalon Memory Mapped Master							




11) Before we generate the HDL, we select System and then Assign Base Addresses:




12) Click Generate HDL. Be sure the Create block symbol file box is checked.





13) Save the Qsys system and then hit File->Exit.

14) Back in Quartus, you may see a message to add the ADC.qip file. Do so by selecting Project – Add/Remove Files, and browse to



Click open, then apply and OK to add the .qip file.

CREATE AND ADD SYMBOLS TO THE TOP-LEVEL SCHEMATIC.


The design uses several Verilog files which each define a design entity. The different design entities will need to be connected together to create our FPGA design. While the Verilog design entities can be connected together with Verilog code, another option exists in the Quartus software. It is possible to create symbols for Verilog files and then the design entities can be placed onto a Quartus block diagram file and can be connected together using the Quartus schematic editor.

- 1) Add the ADC module. Right-click in the schematic, select insert symbol, under the project library select the ADC and place it below the debounce switches


- 2) In Project – Add/Remove files, add files from the source directory, including ADC_connect.vhd, adc_led7.vhd, adc_sequencer.vhd, SEG7_LUT.v and SEG7_LUT_6.v. Note that we are mixing both Verilog and VHDL files in the same design.
- 3) For the new HDL files, ADC_connect.vhd and SEG7_LUT_6.v, create a block symbol for each and add to the schematic. For each file, do the following:

a. Open the HDL source file.

b. From the **File** menu, select **Create / Update -> Create Symbol Files for Current File**




C. Confirm in the messages that the symbol file was created successfully:



- 4) Insert the ADC_connect block below the ADC module.

- 5) Insert the SEG7 block to the right of the ADC_connect block. Your schematic should then look something like this:




COMPLETE THE SCHEMATIC

Now that we have all the components, we need to wire them together.


- 1) For the ADC clock input, using the pin tool create an input port and name it ADC_CLK_10. This signal name comes from the .qsf file and the DE10lite schematic. Connect this clock to the ADC clk_clk input and the ADC_connect clk input. Create another input port and name it ARDUINO_RESET_N, and connect this to the ADC reset and ADC_connect reset.
 - 2) Connect all the mm_bridge signals from the ADC to ADC_connect.
 - 3) Connect all the modular_adc signals from the ADC to ADC_connect.



- 4) Connect ADC_connect led7 to SEG7_LUT iDIG[23..0]. At this point the schematic will look something like this:




- 5) Next, wire up the 7-segment displays. Create an output port, right-click on it and select properties. Change the pin name to **HEX0[6..0]**. You must use this exact name from the .qsf file. Do this for **HEX1** through **HEX5**. Connect the corresponding outputs from **SEG7_LUT** to the **HEX** output ports. Your schematic is now complete, and should look like this:





Final Schematic:



- 6) Go to the **File** menu and select **Save** to save the changes you have made to the schematic block diagram file. Run an Analysis and Elaboration (or Analysis & Synthesis).


CONGRATULATIONS!!

You've completed the design entry of the ADC circuit!

4. PLACING AND ROUTING THE DESIGN

Section Objective: In this section you will do a full compilation on the ADC + PWM design. This design runs with the fastest clock at 50 MHz, so we have not entered timing constraints as one normally would.

1. Double click on Compile Design in the Task window. You should see a result something like this, with all the green checkmarks in the Task window:



2. When compilation complete, look at the Flow Messages. Note that there are tabs at the top of the messages window that allow you to filter by message type.
3. Look at the TimeQuest Timing Analyzer, Slow 1200mV 85C Model, Fmax Summary to determine the Fmax. Note that the TimeQuest result is in red because we have not yet constrained all the ports. This is not a concern for now.
4. Look at the Flow summary to determine the total registers (Flip-Flops) and % utilization of logic elements.

CONGRATULATIONS!!

You have just placed and routed your FPGA design.




5. PROGRAMMING THE HARDWARE AND TESTING THE DESIGN

Section Objective: In this section you will learn how to generate a programming file that can be handed off to production.

The MAX10 is unique to Altera in that it has internal FLASH memory for configuration, and so there are 2 ways to program it. One is with JTAG as with other FPGAs using a .sof file directly to the SRAM configuration cells, and the other also uses JTAG but programs the configuration flash memory, which is transferred to the SRAM configuration cells on power up. JTAG programming requires a programming cable, like a USB Blaster II or Ethernet Blaster II.



Figure 29: Overview of JTAG Configuration and Internal Configuration for MAX 10 Devices




PROGRAMMING THE DE10-LITE

After Compilation, do the following to program the board:

- 1) Connect the USB cable to your DE10-Lite kit.
- 2) Plug the other end of the USB cable to a USB port of your computer.
- 3) Launch the Quartus Programmer, via the icon or through the Tools menu (**Tools -> Programmer**)
- 4) Setup the programming hardware. To do this, click the hardware setup button in the upper left corner of the programmer, and select the hardware you want to use. Choose USB Blaster in the Hardware Setup Dialog.



Close the Dialog Box and your setup should appear as this:




A programming device must have drivers installed and be detected correctly to be listed. Next select the programming mode – the most common is JTAG. The JTAG chain can consist of both non-Altera and Altera devices.

Once the hardware is setup, a toolbar in the programmer provides all the commands needed to control the programming of devices. For example, the order of programming devices on the chain can be




arranged. Other common operations include Auto detect, in which the chain is scanned and devices found is reported, and change file, which selects a new file to program into the selected target device. Clicking on Auto Detect makes the programmer show the device chain:





You can also verify a device after it has been programmed, or blank check a device, erase a device, or set a security bit if available.


5) To select the programming file, click Add File, in this case pwm_led_top.sof.




Click Open. Back in the programming window, you may have to delete any other entries that are listed.



- 6) When all the devices are defined and options set correctly, click on Start in the upper left. The progress bar shows the status of the programming and the messages windows provides detailed status, and information about any errors that may occur. When the progress bar reaches 100%, the programming is complete.




- 7) You should see the 7 segment LED display change. The last 3 switches should still control the brightness of LED0. If not, you may need to use the RTL viewer, etc. to debug the design.
- 8) Connect a jumper wire between pin 8 on JP3 and pin 1 of JP8. See the picture below:




- 9) Now when you change switches 0, 1, and/or 2 you should see different values on the 7-segment display, proportional to the binary sum of your switch selections. These are raw ADC values in 12 bits represented as 3 Hex numbers.
Optional BONUS points: rewrite the added files to display the voltage instead of the raw ADC values.


- 10) Additional analysis and debugging can be done using the ADC toolkit. To use this, go back to Qsys, or start Qsys and load it with the ADC.qsys design. In Qsys, select tools and then System Console. If your board is still connected, you should see:



11) Click Launch on the ADC toolkit. Retain the defaults as shown:



12) Select Scope, hit Run and record what you see. It may take a long time before the results appear. There is a limit as to the signal that can be displayed, if the frequency desired is not seen it will be undetected. The toolkit may also not be able to acquire data because of the presence of another master on the ADC control bus. If it works, you may see something like this:



CONGRATULATIONS!!

You have just completed the ADC FPGA Design!

CONGRATULATIONS!!

You have completed Module 2!

III. DELIVERABLES

Deliverables include:

1. Recorded Observations, Test Data, and Images

Include observations recorded in a lab notebook, test data taken, and any digital pictures of the proceedings. You will need these in order to answer the quiz questions. Be sure to include your lab notebook in your submission.

2. FPGA Project directory zipped for each Part of the Module

Submit the **DE10litePWM** and **DE10liteADC** projects you created. For Module 2, starting with the top level of each part, zip up the entire directory including subfolders, and submit the zip files. Be sure to include the transcripts of simulations in the zip file. This will allow us to replicate your work and help provide feedback on any errors you encounter. With each submission include a ReadMe.txt if appropriate to describe and list the locations of individual file deliverables.

IV. EVALUATION

Any grade awarded pursuant to this project will be based upon deliverables. The following elements will be the primary considerations in evaluating all submitted projects:

1. Reasonable logic utilization and Fmax results within expected bounds.
2. Compilation of hardware designs with no errors.
3. Completion of the project through generation of programming files.
4. Thorough recording of your observations in a lab notebook.

REFERENCES

[1] Intel Altera. (2016). *Cyclone V Device Handbook*. [Online]. Available:
<https://www.intel.com/content/www/us/en/programmable/products/fpga/cyclone-series/cyclone-v/support.html>

[2] Intel Altera. (2016). *Max 10 Device Handbook*. [Online]. Available:
<https://www.intel.com/content/www/us/en/programmable/products/fpga/max-series/max-10/support.html>

[3] Intel Altera. (2016). *Qsys System Design Tutorial*. [Online]. Available:
https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/tt/tt_qsys_intro.pdf