

L4 — S0 — $t_{acc}=1$ s, vazio · Regime: erro FPGA (real) — Modelo C

