














Дијаграм тока микрооперација	Дијаграм тока микрооперација	Секвенца управљачких сигнала
		<p>step00</p> <p>br(if notADDR then step00)</p>
		<p>step01</p> <p>br(case(immed, memdir, memind, regind, regdir, predec, preinc) then (immed, step02), (memdir, step05), (memind, step06), (regind, step0B), (regdir, step0C), (predec, step0F), (preinc, step13))</p>
		<p>step02</p> <p>br(if ST then step1E)</p>
		<p>step03</p> <p>br(if JEQL then step1E)</p>
		<p>step04</p> <p>ldB, mxB0, br step1E</p>

<pre> graph TD     A[2] memdir --&gt; B[MAR15..0 &lt;= IR15..0]     B --&gt; C[READ] </pre>	<pre> graph TD     A[2] memdir --&gt; B[ldMAR, mxMAR0]     B --&gt; C[READ] </pre>	<p>step05</p> <p>ldMAR, mxMAR0, br step18</p>
<pre> graph TD     A[3] memind --&gt; B[MAR15..0 &lt;= IR15..0] </pre>	<pre> graph TD     A[3] memind --&gt; B[ldMAR, mxMAR0] </pre>	<p>step06</p> <p>ldMAR, mxMAR0</p>
<pre> graph TD     A[MAR15..0 &lt;= IR15..0] --&gt; B[MDR7..0 &lt;= MEM[MAR]]     B --&gt; C{FCBUS}     C -- 0 --&gt; B     C -- 1 --&gt; D[B15..8 &lt;= MDR7..0 MAR15..0 &lt;= MAR15..0 + 1] </pre>	<pre> graph TD     A[MAR15..0 &lt;= IR15..0] --&gt; B[ldMDR, rdMEM]     B --&gt; C{FCBUS}     C -- 0 --&gt; B     C -- 1 --&gt; D[ldB15..8, incMAR] </pre>	<p>step07</p> <p>ldMDR, rdMEM, br(if not FCBUS then step07)</p>
<pre> graph TD     A[B15..8 &lt;= MDR7..0 MAR15..0 &lt;= MAR15..0 + 1] --&gt; B[MDR7..0 &lt;= MEM[MAR]]     B --&gt; C{FCBUS}     C -- 0 --&gt; B     C -- 1 --&gt; D[B7..0 &lt;= MDR7..0] </pre>	<pre> graph TD     A[B15..8 &lt;= MDR7..0 MAR15..0 &lt;= MAR15..0 + 1] --&gt; B[ldMDR, rdMEM]     B --&gt; C{FCBUS}     C -- 0 --&gt; B     C -- 1 --&gt; D[ldB7..0] </pre>	<p>step08</p> <p>ldB15..8, incMAR</p>
<pre> graph TD     A[MDR7..0 &lt;= MEM[MAR]] --&gt; B{FCBUS}     B -- 0 --&gt; A     B -- 1 --&gt; C[B7..0 &lt;= MDR7..0] </pre>	<pre> graph TD     A[ldMDR, rdMEM] --&gt; B{FCBUS}     B -- 0 --&gt; A     B -- 1 --&gt; C[ldB7..0] </pre>	<p>step09</p> <p>ldMDR, rdMEM, br(if not FCBUS then step09)</p>
<pre> graph TD     A[B7..0 &lt;= MDR7..0] --&gt; B[MAR15..0 &lt;= B15..0]     B --&gt; C[READ] </pre>	<pre> graph TD     A[ldB7..0] --&gt; B[ldMAR, mxMAR1]     B --&gt; C[READ] </pre>	<p>step0A</p> <p>ldB7..0</p>
<pre> graph TD     A[MAR15..0 &lt;= B15..0] --&gt; B[READ] </pre>	<pre> graph TD     A[ldMAR, mxMAR1] --&gt; B[READ] </pre>	<p>step0B</p> <p>ldMAR, mxMAR1, br step18</p>
<pre> graph TD     A[4] regind --&gt; B[MAR15..0 &lt;= R[IR19..16]]     B --&gt; C[READ] </pre>	<pre> graph TD     A[4] regind --&gt; B[ldMAR, mxMAR2]     B --&gt; C[READ] </pre>	<p>step0C</p> <p>ldMAR, mxMAR2, br step18</p>







<div> Универзитет у Београду Електротехнички факултет</div>			
Име и презиме	Индекс	Потпис	Пројекат
Назив Основи рачунарске технике 2		Датум	Страна