




Notes:


- 1.F CLK signal is an external input clock signal.
- It is recommended that F_CLK signal be provided through an active oscillator crystal.

 2.It is recommended that add an ESD protection chip to the JTAG download circuit.









Notes:

- 1.F CLK signal is an external input clock signal.
- It is recommended that F CLK signal be provided through an active oscillator crystal.
- 2. It is recommended that add an ESD protection chip to the JTAG download circuit.

