



- 1.F_CLK signal is an external input clock signal.
 - $\overline{\text{It}}$ is recommended that F CLK signal be provided through an active oscillator crystal.


Title						
	GOWIN Minimum System Diagram					
Size	Document Number					Rev
A4	GW1NZ-1K-CG25					2.2
Date:	Wednesday, April 10, 2024	Sheet	1	of	10	







1.F_CLK signal is an external input clock signal.

It is recommended that F CLK signal be provided through an active oscillator crystal.










- 1.F_CLK signal is an external input clock signal.
- It is recommended that F_CLK signal be provided through an active oscillator crystal.


 2.It is recommended that add an ESD protection chip to the JTAG download circuit.







- 1.F CLK signal is an external input clock signal.
 - $\overline{\text{It}}$ is recommended that F CLK signal be provided through an active oscillator crystal.
- 2. It is recommended that add an ESD protection chip to the JTAG download circuit.






- 1.F CLK signal is an external input clock signal.
 - $\overline{\text{It}}$ is recommended that F CLK signal be provided through an active oscillator crystal.
- 2. It is recommended that add an ESD protection chip to the JTAG download circuit.






2. It is recommended that add an ESD protection chip to the JTAG download circuit.


aa ciicait.								
	Title							
		GOWIN Minimum System Diagram						
	Size	Document Number					Rev	
	A4	GW1NZ-LV1QN48					2.2	
	Date:	Wednesday, April 10, 2024	Sheet	6	of	10		







- 1.F_CLK signal is an external input clock signal.
- It is recommended that F_CLK signal be provided through an active oscillator crystal.


 2.It is recommended that add an ESD protection chip to the JTAG download circuit.







- 1.F CLK signal is an external input clock signal.
 - $\overline{\text{It}}$ is recommended that F CLK signal be provided through an active oscillator crystal.
- 2. It is recommended that add an ESD protection chip to the JTAG download circuit.





- 1.F CLK signal is an external input clock signal.
 - $\overline{\text{It}}$ is recommended that F CLK signal be provided through an active oscillator crystal.
- 2. It is recommended that add an ESD protection chip to the JTAG download circuit.





2. It is recommended that add an ESD protection chip to the JTAG download circuit.

aa		LICUIC.					
Title	_						
		GOWIN Minimum System Diagram					
0:-		D					Б
Siz	1	Document Number					Rev
4	44 I	GW1NZ-ZV1QN48					2.2
Dat	te:	Wednesday, April 10, 2024	Sheet	10	of	10	