



Notes:

1.F CLK signal is an external input clock signal.


VCC1P2 VCCO0/1

- It is recommended that F_CLK signal be provided through an active oscillator crystal. 2.It is recommended that add an ESD protection chip to the JTAG download circuit.





GW1NR-LV1QN32X



Notes:


1.F_CLK signal is an external input clock signal.

It is recommended that F CLK signal be provided through an active oscillator crystal.

2. It is recommended that add an ESD protection chip to the JTAG download circuit.

Title	GOWIN Minimum System Diagram					
Size A4	Document Number GW1NR-LV1QN32X					Rev 2.1
Date:	Wednesday, April 10, 2024	Sheet	4	of	5	

GW1NR-LV1QN48X



1.F CLK signal is an external input clock signal.

 $\overline{\text{It}}$ is recommended that F CLK signal be provided through an active oscillator crystal.

2. It is recommended that add an ESD protection chip to the JTAG download circuit.

