

GW1N-LV2CS100H



Notes:

- 1.F CLK signal is an external input clock signal.
- $\overline{\text{It}}$ is recommended that F CLK signal be provided through an active oscillator crystal.
- 2.It is recommended that add an ESD protection chip to the JTAG download circuit.





5 4 3 2

U3A


U3C


- 1.F CLK signal is an external input clock signal.
 - $\overline{\text{It}}$ is recommended that F CLK signal be provided through an active oscillator crystal.
- 2. It is recommended that add an ESD protection chip to the JTAG download circuit.








- 1.F CLK signal is an external input clock signal.
 - $\overline{\text{It}}$ is recommended that F CLK signal be provided through an active oscillator crystal.
- 2. It is recommended that add an ESD protection chip to the JTAG download circuit.


















- 1.F CLK signal is an external input clock signal.
 - It is recommended that F CLK signal be provided through an active oscillator crystal.
- 2.It is recommended that add an ESD protection chip to the JTAG download circuit.

GOWIN Minimum System Diagram Document Number GW1N-LV2MG121 Rev 2.1 Tuesday, April 09, 2024

5 2 3 4





- 1.F CLK signal is an external input clock signal.
- It is recommended that F CLK signal be provided through an active oscillator crystal.
- 2.It is recommended that add an ESD protection chip to the JTAG download circuit.


GOWIN Minimum System Diagram Document Number GW1N-LV2MG121X Rev 2.1 Tuesday, April 09, 2024


5 2 3 4


D





















- 1.F CLK signal is an external input clock signal.
 - It is recommended that F CLK signal be provided through an active oscillator crystal.
- 2. It is recommended that add an ESD protection chip to the JTAG download circuit.

































- 1.F CLK signal is an external input clock signal.
- It is recommended that F CLK signal be provided through an active oscillator crystal.
- 2.It is recommended that add an ESD protection chip to the JTAG download circuit.

GOWIN Minimum System Diagram Document Number GW1N-UV2MG121 Rev 2.1 Tuesday, April 09, 2024

2

5 3 4



5

- 1.F CLK signal is an external input clock signal.
 - It is recommended that F CLK signal be provided through an active oscillator crystal.
- 2.It is recommended that add an ESD protection chip to the JTAG download circuit.


GOWIN Minimum System Diagram Document Number GW1N-UV2MG121X Rev 2.1 Tuesday, April 09, 2024

2

3 4

D

2



- 1.F CLK signal is an external input clock signal.
 - It is recommended that F CLK signal be provided through an active oscillator crystal.
- 2. It is recommended that add an ESD protection chip to the JTAG download circuit.

