
GW5AST-LV138FPG676A



- 1.F CLK signal is an external input clock signal.
- It Is recommended that F CLK signal be provided through an active oscillator crystal.

- 2.External Flash memory is used to store downloaded programs.

 2.External Flash memory is used to store downloaded programs.


 For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG704, Arora V FPGA Products Programming and Configuration Guide.

 3.It is recommended that add an ESD protection chip to the JTAG download circuit.

 4.VCC core voltage requires a large current, so it is recommended to supply power separately.
- 5. The MODE pin is the GowinCONFIG configuration mode selection signal.
- For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG704, Arora V FPGA Products Programming and Configuration Guide.



GW5AST-LV138PG484A



1.F CLK signal is an external input clock signal.

IT. This recommended that F CLK signal be provided through an active oscillator crystal. 2.External Flash memory Is used to store downloaded programs. For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG704,

Arora V FPGA Products Programming and Configuration Guide .

3.It is recommended that add an ESD protection chip to the JTAG download circuit.


4.VCC core voltage requires a large current, so it is recommended to supply power separately.

5. The MODE pin is the GowinCONFIG configuration mode selection signal.

For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG704, Arora V FPGA Products Programming and Configuration Guide.

GOWIN Minimum System Diagram Rev 2.2

GW5AST-LV138PG676A



Notes:

1.F CLK signal is an external input clock signal.

It is recommended that F CLK signal be provided through an active oscillator crystal.

2.External Flash memory is used to store downloaded programs.
For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG704,

Arora V FPGA Products Programming and Configuration Guide .

3.It is recommended that add an ESD protection chip to the JTAG download circuit.

4.VCC core voltage requires a large current, so it is recommended to supply power separately.

5. The MODE pin is the GowinCONFIG configuration mode selection signal.

For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG704, Arora V FPGA Products Programming and Configuration Guide.

Title	GOWIN Minimum System Diagram					
Size A2	Document Number GW5AST-LV138PG676A					Rev 2.2
Data	Thursday April 11 2024	Dhoot	•	of.	•	-