





Notes:


- 1.F CLK signal is an external input clock signal.
 - $\overline{\text{It}}$ is recommended that F CLK signal be provided through an active oscillator crystal.
- 2. It is recommended that add an ESD protection chip to the JTAG download circuit.

















Notes:


- 1.F CLK signal is an external input clock signal.
 - It is recommended that F CLK signal be provided through an active oscillator crystal.
- 2. It is recommended that add an ESD protection chip to the JTAG download circuit.





GW1N-LV1QN48











Notes:

- 1.F CLK signal is an external input clock signal.
 - $\overline{\text{It}}$ is recommended that F CLK signal be provided through an active oscillator crystal.
- 2.It is recommended that add an ESD protection chip to the JTAG download circuit.

