
## Notes:

- 1.F CLK signal is an external input clock signal.
  - It is recommended that F\_CLK signal be provided through an active oscillator crystal.
- 2. It is recommended that  $a\overline{d}d$  an  $E\overline{SD}$  protection chip to the JTAG download circuit.



## Notes:

- 1.F CLK signal is an external input clock signal.
  - $\overline{\text{It}}$  is recommended that F\_CLK signal be provided through an active oscillator crystal.
- 2. It is recommended that add an ESD protection chip to the JTAG download circuit.

Title

GOWIN Minimum System Diagram

Size Document Number Rev
A4 GW1NSER-LV4CQN48P 2.1

Date: Wednesday, April 10, 2024 Sheet 2 of 2