

Postulates / Identities of Boolean Algebra

Existence of Identity elements

0 - Additive Identity

$$x + 0 = x \quad x \in B$$

$$(x + 1 = 1)$$

1 - Multiplicative Identity

$$x \in B$$

$$x \cdot 1 = x$$

$$x \cdot 0 = 0$$

Commutative law

$$x + y = y + x$$

$$x \cdot y = y \cdot x$$

Distributive law

$$x(y + z) = x \cdot y + x \cdot z$$

$$x + (y \cdot z) = (x + y) \cdot (x + z)$$

Involution law

$$x \cdot x' = 0$$

$$x + x' = 1$$

Associative law

$$x + (y + z) = (x + y) + z$$

$$x(yz) = (xy)z$$

Idempotent law

$$x+x=x$$

$$x \cdot x = x$$

Demorgan's law

$$\text{I law: } (x+y)' = x' \cdot y'$$

$$\text{II law: } (x \cdot y)' = x' + y'$$

Absorption law

I changing all OR operations to AND

II changing all AND operations to OR
complementing of a function in true table is interchanging 1's and 0's

Absorption law

In algebraic form complements can be achieved by demorgan's law.

Absorption law

$$x+x \cdot y = x$$

proof

$$x(1+y) = x \cdot 1 = x$$

$$x \cdot (x+y) = x$$

proof

$$(x \cdot x + x \cdot y) = x + x \cdot y$$

$$= x$$

Involution


$$(x'')' = x$$

The purpose of boolean algebra is to facilitate the analysis and design of digital circuits.

Boolean algebra is used when no. of variables are less
ie if the no. of variables 1, 2 or 3 . It is good
to use boolean algebra.


If it more no. of variables then we use K-map
method. for minimization of logic expression

$$F = x + y'z$$



$$F = x + y'z$$

x	y	z
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
0	1	0
1	0	1
1	1	0



y	$y =$	$x+y =$
1	0	0
1	1	1
0	0	0
0	0	0
0	1	1
1	1	1
1	0	1
0	0	1
0	0	0

Proof of Imp theorem

$$\text{Q1} \quad x+x=x$$

$$\text{Q2} \quad x \cdot x = x$$

$$\text{Q3} \quad \text{LHS}$$

$$= x+x$$

$$= (x+x) \cdot 1$$

$$= (x+x)(x+\bar{x})$$

$$= (x \cdot x + x \cdot \bar{x} + x \cdot \bar{x} + x \cdot \bar{\bar{x}})$$

$$= x$$

$$\text{Ex: } AB' + C'D + AB + CD$$

$$\text{Let } x = AB' + C'D$$

exp can be written as

$$x+x$$

Then expression can be reduced to

$$AB' + C'D + ABC'D = AB' + C'D$$

$\underbrace{}$ $\underbrace{}$ $\underbrace{}$



x x x

Two graphic symbols for NOR gate & NAND gate

Demorgan's theorem is very important in dealing with NOR & NAND gate

NOR gate

$$(x+y)' \Leftrightarrow x'y' \text{ hence two symbols}$$




(OR-invert)


(Correct AND)

NAND gate

$$(xy)' \Leftrightarrow x'+y'$$




(AND-invert)



(invert-OR)


Simplification of Digital Circuit using Boolean algebra



$$F = ABC + ABC' + A'C$$

$$F = AB(C+C') + A'C$$

$$F = AB + A'C \quad (\because x+x'=1)$$



Complement of a function

complement of a function in truth table is

simplification of boolean expression

- (i) algebraic simplification when it is required to construct a logic circuit whose operation follows a prescribed logic function certain faults which are involved in selecting the most desirable circuitry are
- (ii) minimization of the no. of gates in the circuit
- (iii) Designing of a circuit employing only one type of gate
- (iv) Minimizing the propagation delay (time taken for input to output of a circuit)

Literal

A variable which is complemented or uncomplemented form is called as literal.

Complement of a function

complement of a function is interchanging of 1's & 0's

- In \bar{A} complement can be achieved through

Demorgans law

$$(x_1 + x_2 + x_3 + \dots + x_n)' = x_1' x_2' x_3' \dots x_n'$$

$$(x_1 x_2 x_3 \dots x_n)' = x_1' + x_2' + x_3' + \dots + x_n'$$


i.e. changing all 'OR' operations to 'AND'
 AND operations to 'OR'


Ex: $F = AB + C'D + B'D$

$$F' = (A+B')(C+D)(B+D')$$

Simplification

$$F = AB'C + A'B'C + ABC - \textcircled{1}$$





6 gates

$$F_1 = AD' + A'B'C + ABC$$

$$= \cancel{AD'} + \cancel{A'B'} + AB = B'C(A + A') + ABC$$

$$= B'C(1) + ABC \quad (x+x'=1, \text{互补律})$$

$$F_2 = B'C + ABC$$

Truth table comparison


A	B	C	$AB'C$	$A'B'C$
0	0	0	0	0
0	0	1	0	0
0	1	0	0	0
0	1	1	0	0
1	0	0	0	0
1	0	1	1	0
1	1	0	0	0
1	1	1	0	0

$$f_1 = AB'C + A'B'C + ABC$$

Truth table

A	B	C	$B'C$	ABC	$f_2 = B'C + ABC$
0	0	0	0	0	0
0	0	1	1	0	1
0	1	0	0	0	0
0	1	1	0	0	0
1	0	0	0	0	0
1	0	1	1	0	1
1	1	0	0	0	0
1	1	1	0	1	1

$$F_2 = B'C + ABC$$



② Simplify the Boolean expression

$$= AB + BBC + BCC \quad (\text{Distributive law})$$


$$= AB + BC + BC \quad (\text{Identity law } A \cdot A = A)$$

$$= AB + BC$$

$$= B(A+C)$$

$$A+A=A$$

$$F = B(A+C)$$



Truth Table

A	B	C
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1

Map Simplification

K map - is used to simplify the Boolean expression in pictorial form without using Boolean laws & theorems.

It was developed by Karnaugh in the year 1953

K-map is pictorial representation of truth table

It contains squares

Each square represents a minterm

n - inputs $\Rightarrow 2^n$ squares

...

Two variable map

$$2^n = 2^2 = 4 \text{ min terms}$$

$m_0 \quad m_1$

$m_2 \quad m_3$

		B'	B
A	0	$A'B'$	$A'B$
A'	1	AB'	AB

(i) Binary Representation

(ii) Decimal Representation.

	$A \setminus B$	0	1
0		00	01
1		10	11

	$A \setminus B$	0	1
0		0	1
1		2	3

(iii) Variable Representation

	$\bar{A} \setminus B$	\bar{B}	B
\bar{A}		$\bar{A}\bar{B}$	$\bar{A}B$
A		$A\bar{B}$	AB

Rules in dividing groups

- (i) No 'ols' are allowed.
 - (ii) groups are vertical or horizontal but cannot be diagonal.
 - (iii) overlapping is allowed.
 - (iv) groups should be as large as possible.
 - (v) groups must contain 2^n cells.
- ~~(vi)~~ Rule for adjacency

- (i) Adjacent cells have only one reliable changing.
- (ii) The two variables in the adjacent cell cannot change.
- (iii) Grouping in map table - pairing involves the no. of variables.

Rules:

- (a) Pair must contain one, 2, 4, 8 & 2^n cells.
- (b) each pair should be as large as possible.
- (c) Four cells are said to be adjacent of one another.
- (d) Four consecutive 'ls' either in any row & in any column are said to be adjacent of one another.
- (e) Four 'ls' forming of square anywhere in the table.
- (f) Row may be horizontal or vertical but not diagonal.

1	1	1	1
1	1		
1	1		
1	1		1
1			

1	1	1	1
1			1
1			1
1	1	1	1
1			

1			
	1	1	1
	1	1	1
1			

Three variable K map

K map is a graphical method in which grey code representation is used to minimize the logical expression.

In grey code only 1 bit changes at a time

Two cells pairing and four cells pairing is called quad eight cells pairing is called

vertical Representation

	C	0	1
A\B	00		
00	01		
01	10		
10	11		
11	00		
00	01		
01	10		
10	11		
11	00		

	C	0	1
A\B	00		
00	01		
01	10		
10	11		
11	00		
00	01		
01	10		
10	11		
11	00		

	C	0	1
A\B	00		
00	01		
01	10		
10	11		
11	00		
00	01		
01	10		
10	11		
11	00		

Half subtractor:


A half subtractor is a combinational circuit that subtracts two bits and generates their difference. It has two other outputs i.e. below

Truth table.

x_1	x_2	B (Borrow)	D (Difference)
0	0	0	0
0	1	1	1
1	0	0	1
1	1	0	0

K-map

Block diagram



K-map for Borrow:

x'	y'	y
0	0	1
1	0	0

$$F = \overline{x}y$$

$$= x'y$$


K-map for Difference

x'	y'	y
0	0	1
1	1	0

$$D(x, y) = x'y + xy'$$


Logic gate for Borrow:

$$B(x,y) = x'y$$



Logic gate for Difference.


$$D(x,y) = x'y + xy'$$



Full Adder

A half adder only has two inputs and no provision to add a carry from lower order bits when multi bit addition is performed. A full adder is a combinational circuit that adds three bits simultaneously (two significant bit takes a previous carry).

Implementation of full adder using two half adder



Full subtractor.

x	y	z	B	D
0	0	0	0	1
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	0	0
1	0	1	0	0
1	1	0	0	1
1	1	1	1	0

K map for P(Borrow)

$y'z'$	$y'z$	yz	yz'	
x	00	01	11	10
x'	0	1	1	1
x	0	0	1	0


$$\begin{aligned}
 P(x, y, z) &= x'z + x'y + yz \\
 &= x'y + z(x' + y) = x'y + z(x' + y)
 \end{aligned}$$

K map for D(Difference)

$y'z'$	$y'z$	$y'z$	yz	yz'
x	00	01	11	10
x'	0	1	0	1
x	1	0	1	0

$$\begin{aligned}
 D(x, y, z) &= x'y'z' + x'y'z + xy'z + x'yz' \\
 &= z'(xy' + x'y) + x'y'z + xy'z \\
 &= z'(x \oplus y) + z(x \oplus y)' \\
 &= x \oplus y \oplus z
 \end{aligned}$$

Logic circuit



Flip-flops

- Combinational circuit

In cc output is purely dependent on the inputs that are present at the time.

A Flip flop is a binary cell capable of storing one bit of information

It has two inputs - one for normal value

one for complement value of the bit stored in it.

A flip flop maintains states until directed by a clock pulse to switch states

Types of flip-flops

- SR Flip-flop

+ JK FF (Jank & Kill)

* RS - FF (\Rightarrow Master slave)


* D - FF (Data or Delay)

* T - FF (Toggle)

SR FlipFlop

S R stands for set,Reset

~~Block~~ Graphic symbol or Block Diagrams



It has 3 inputs S (for set)

R (Reset)

C (clock)

Output is Q and

sometimes the complemented output indicated with a small circle
Arrow head shaped symbol instead of C is to designate dynamic input

dynamic input

Dynamic Input

FF responds to a positive transition (0 to 1) of input

clock signal

$C=0$ - question does not take place
 $C=1$

operations of SR FF

- ① No signal at C i.e if $C=0$ the output of the circuit cannot change irrespective of values of S and R

② When C changes from 0 to 1 then only output is effected according to send R

$Q_n / Q_t \rightarrow$ previous state or present

$Q_{t+1} \rightarrow$ next state, after occurrence of clock transition

S	R	$Q(t+1)$
0	0	$Q(t)$, no change.
0	1	0 (clear to 0)
1	0	1 (Reset to 1)
1	1	Individ /

If both $S=0, R=0$ during clock change, the output does not change. $Q(t)$

If $S=0, R=1$ the clock pulse is changing from 0 to 1 then output Q is clear to 0

If $S=1, R=0$ and clock is changing from 0 to 1 then output Q is set to 1

If $S=1, R=1, C=0$ to 1 then output is

unpredictable and may go to either 0 or 1


depending on timing delays that occur within the circuit

JK Flip-flop.

- It is a refinement of SR-FF, in that the indeterminate condition of SR type is defined by JK type.
- Inputs J & K behave like inputs S and R to set and clear the FF, respectively.
- When inputs $J = K = 1$, a clock transition switches the outputs of the FF to their complement state.

$Q'(t)$

Block diagram



J

1 0

0

$Q(t)$ no change

0 1 0

1 0 1

L

$Q'(t)$ complement

D → Flip-Flop

An SR FF can be converted to a D FF by inverting one symbol between S & R and assigning the symbol 'D' to single input 'D'


→ If $D=1$ during $C \rightarrow 0$ to 1

O/P of FF goes to state '1'

→ If $D=0$ during $C \rightarrow 0$ to 1

O/P of FF goes to state '0'

Block diagram.



D	Q(t+1)
0	0
1	1

Advantage of D-FF is having a single input D.

Disadvantage is its characteristic table doesn't have a no change condition

$$\text{ie } Q(t+1) = Q(t)$$

→ "No change" condition can be accomplished either by

- * disabling clock signal

- * Feeding o/p back to input

T-Flip Flop

T-Toggle

when 2 JK type FF inputs are connected to provide a signal input denoted by 'T'.


→ The T-FF therefore has two conditions

1 when $T=0$ ($J=K=0$), $C \rightarrow 0 \text{ to } 1$

QIP state doesn't change $\Rightarrow Q(t)$

2 when $T=1$ ($J=K=1$), $C \rightarrow 0 \text{ to } 1$

QIP state complements $\Rightarrow Q'(t)$



T	$Q(t+1)$
0	$Q(t)$
1	$Q'(t)$

Edge Triggered FF

The most common type of FF used to synchronize the state change during a clock pulse transition is the Edge Triggered FF.

Edge-Triggered FF

→ In this type of FF, output transitions occurs at a specific level of clock pulse.

Positive-Edge Transition



Some edge triggered FF cause a transition on the rising edge of the clock signal.

Negative Edge Transition

Some FF cause a transition on the falling edge of clock signal

(e)

positive-edge triggered D-FlipFlop



positive
clock
Transition

- The value in the 'D' input is transferred to the 'Q' output when the clock makes a positive transition
- The output cannot change when the clock is in the high level in the 'D' level or in transition from 1 to 0


Set up time.

The minimum time for effective positive clock transition, in which the D input must remain a constant value before transition.

Hold Time


The definite time in which the 'D' output must not change after the positive transition.

i) Negative-edge triggered DFF



→ The graphic symbol indicates → rejection rule inherent of the dynamic

Master slave flip flops



The circuit consists of two FF

- * First is master, responds to positive level of clock.
- * Second is slave, responds to negative level of clock.

The result is that the output changes during the 1-0-0 transition of the clock signal.



Extraction Tables

The characteristic table of flip-flop specifies the next state when the inputs and present states are known.

During the design of sequential circuit we usually know the required transition from present state to next state and to find flip flop input conditions that will cost the required transition.

The table that lists the required input combinations for given change of state, is called flip flop ~~exact~~ excitation table

SR Excitation Tables for flip flop

(1) SR Flip-Flop

Truth Table

Characteristic Table

S	R	$Q(t+1)$
0	0	Q(t)
0	1	0
1	0	1
1	1	X

characteristic table:

To find out the value of Q_{n+1} and next state depends on your SR input and Q_n present state and output is Q_{n+1} . So characteristic table is determined by truth table

Characteristic Table

S	R	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	1
1	1	0	X
1	1	1	X

Excitation Table

- (1) An excitation table lists the required input combinations for a given change of state
- (2) Each table consist of two columns for present state and next state and a column for each input to show how the input is achieved
- (3) There are four possible transitions from present state to next state.

Excitation Table

Q_n	Q_{n+1}	S	R	T	D	J	K
0	0	0	x	0	0	0	0
0	1	1	0	1	1	0	0
1	0	0	1	1	0	1	0
1	1	x	0	0	1	1	1

JK Flip-flop

Truth table

J	K	$Q(t+1)$
0	0	$Q(t)$
0	1	0
1	0	1
1	1	$Q'(t)$ complement

Characteristic Table

J	K	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0 ✓

Excitation table

Q_n	Q_{n+1}	J	K	Q_n	Q_{n+1}	J	K	Q_n	Q_{n+1}
0	0	0	x			0			
0	1	1	x			1			
1	0	x	1						
1	1	x	0						

D - Flip Flop

D	Q_{n+1}
0	0
1	1

Characteristic Table.

D	Q_{n+1}	$Q_n \oplus$	Q_{n+1}
0	0	0	0
0	1	1	0
1	0	1	1
1	1	0	1

Excitation Table.

Q_n	Q_{n+1}	D
0	0	0
0	1	1
1	0	0
1	1	1

Toggle Flip-Flop:

T ~~Q_{n+1}~~ Q_{n+1}

0 Q_n

1 Q'_n

From Characteristic Table

T	Q_n	Q_{n+1}
0	0	0
0	1	1
1	0	1
1	1	0

Excitation Table

Q_n a_{n+1} T.

0 0 0

0 1 1

1 0 1

1 1 0

Sequential circuit


The information stored in the memory element at any given time defines the present state of sequential circuits. The present state and the external inputs determine the outputs and the next state of sequential circuits.

Sequential circuits can be specified by a time 8

- (1) Time sequence
- (2) Internal states (present and next state)
- (3) Outputs

Examples: Counters and registers

Memory element used in sequential circuit is a flip-flop which is capable of storing two bit binary information



State Table

A sequential circuit is specified by a state table that relates outputs and next states as a function of input and present state. A state table consists of present state, input state, next state, output state.

The derivation of a state table consists of first listing of all possible binary combinations of present state and inputs. In this case we have eight binary combinations from 000 \rightarrow 11

The next state values are then determined from flip-flop input equations. The next state A is

$$D_A = Ax + Bx' \quad (\text{since the next state value of each flip-flop is equal to its input value in present state})$$

Next state B is

$$D_B = A'x$$

Output equation $Y = Ax' + Bx$

State Table

$$A \text{ is } D_A = Ax + Bx'$$

$$D_B = Ax'$$

Present state.

Next state.

Output

$$Y = Ax' + Bx''$$

A	B	x	A	B	Y
0	0	0	0	0	0
0	0	1	0	1	1
0	1	0	0	1	0
0	1	1	1	0	1
1	0	0	0	0	0
1	0	1	1	0	1
1	1	0	0	0	0
1	1	1	1	0	0

State Diagram

The graphical representation of state table is called

state diagram. State is represented by a circle.


Transition is indicated by directed lines.

Binary number inside circle is state of flip-flop

The directed lines are labeled with two binary numbers separated by a slash. The input value during present state is first and the output

after each is output of present state


State Diagram of Sequential circuit



Design example of sequential circuit

The designed procedure consists first translating the circuit specification to state diagram.

The state diagram is converted to state table. From state table we obtained the information for obtaining the logic circuit diagram.



To design a clocked sequential circuit that goes through


- sequence of repeated binary states or
- sequence of repeated binary states or
00, 01, 10, 11 when an external input.

$$x = 1$$

The state of circuit remains unchanged when $x=0$. This type of circuit is called two bit binary counter

Input x is the control variable that specifies

when the count should proceed. The binary counter needs two flip-flops to represent the two bits



The state of the circuit follows the binary count as

long as $x=1$

The state following 11 is 00 which causes the count to be repeated.

If $x=0$ the circuit remains unchanged.

There is no external output for the circuit.

The state of the flip flop is considered as output as counter.

Excitation table for binary counter.

The excitation table of sequential circuit is an extension of the state table.

Diagram showing the connection between the present state (A, B) and the next state (A, B). The next state is determined by the inputs A, B and the current state. The diagram shows the connections from the present state to the next state for each input combination.

Present state		Input		next state		Flip Flop. inputs.			
A	B	A	B	A	B	J _A	K _A	J _B	K _B
0	0	0	0	0	0	0	x	0	x
0	0	1	0	0	1	0	x	1	x
0	1	0	0	0	1	0	x	x	0
0	1	1	0	1	0	1	x	x	1
0	1	1	1	1	0	x	0	0	x
1	0	0	0	1	1	x	0	1	x
1	0	1	0	1	1	x	0	x	0
1	1	0	0	0	0	x	1	x	1
1	1	1	1	0	0	0	0	0	0

The simplified boolean function for the combinational circuits can be determined - The input variables are A, B, x . The outputs are J_A, J_B, K_A, K_B . The information from excitation table is transferred to map.

J_A	00	10	11	01
0	0	1	1	0
1	x	x	x	x

$$J_A = Bx$$

Bx	00	01	11	10
A	0	x	x	x
1	1	1	1	1

$$K_A = Bx$$


J_B	00	10	11	01
0	1	1	x	x
1	1	x	x	x

$$J_B = x$$

Bx	00	01	10	11
A	0	x	x	1
1	1	x	x	1

$$K_B = x$$

maps for combinational circuit of counter.



Log₂ diagrams of a 2-bit binary counter.

Design Procedure

- The behavior of circuit is first formulated in a state diagram.
- The No. of flip-flops needed for the circuit is determined from the no. of bits listed within the circles of the state diagram.
- Assign letters to flip-flops and i/p, o/p variables & proceed to obtain State Table.
- Obtain State Table.
- FF type to be used in the circuit is chosen.
- The state Table is extended to obtain excitation Table by including columns in for each i/p of FF.
- Truth Tables → K-maps (For simplification).
- Final circuit diagram

Integrated circuits:

An integrated circuit is a small silicon semi-conductor crystal called a chip containing electronic components for digital gates

The various gates are interconnected inside the chip to form the required circuit. The chip is mounted in a ceramic/plastic container and connections are welded by thin gold wires to external pins to form the ~~the~~ Integrated chips (IC). The no. of chips may vary from 14-100 in small size to larger IC package.

- Each IC has a number, printed on its surface for identification.
- Each vendor publishes a book/catalog that contains exact description of all necessary information of IC.
- IC technology is based on no. of gates contained in it.
- i.e. more gates & more functionality
- Based on no. of gates the IC package is classified as
SSI - Small scale integration) - (gates < 10)

MSI (Medium Scale Integration)

Contains of 20-200 gates in a single package
and digital functions performed on ~~deudas~~ adders
Registers.

→ LSI (Large Scale Integration)

Contains of 1000-gates
It includes microprocessor memory chips and programming
modules

VLSI (Very Large Scale Integration)

Thousands of gates

Large memory, arrays, complex micro computer chips.

Digital circuits are identified by specific circuit technology

They are:

TTL - Transistor Transistor logic

ECL - Emitter coupled logic

MOS - Metal Oxide semi conductor

CMOS - Complementary metal oxide semi conductor

TTL

This was an evolution of a previous technology that used diodes and transistors for the basic NAND gate called as DTL. Later diodes are replaced by Transistor called as TTL.

2) ECL

This family provides the highest speed digital works in integrated form.

- ECL is used in supercomputers & signal protocols where high speed is essential.

3) MOS

The MOS is a unipolar transistor that depends on the flow of only type of carrier, which may be electrons (n-channel) or holes (p-channel).

- A p channel mos is referred as PMOS n-channel is referred as NMOS

4) CMOS

This technology uses PMOS + NMOS transistors connected in a complementary fashion in all circuits.

- Adv - low power consumption

- High packing density

Decoder:

A decoder is a combinational circuit that converts information from encoded inputs to maximum 2^n unique outputs.

from encoded inputs to maximum

The decoder is a combinational circuit that has n input lines and maximum of 2^n output lines. One of the outputs will be active based on the inputs i.e.


decoder selects a particular code. The output of

the decoder are min terms of n inputs variables

The decoders may be of following sizes

$1 \times 2, 2 \times 4, 3 \times 8, 4 \times 16, \dots, n \times 2^n$

input output
lines At this only one line will be active



Tenth Lecture

A	B	D ₀	D ₁	D ₂	D ₃
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

Output Expression

$$D_0 = \overline{A} \overline{B}$$

$$D_1 = \overline{A} B$$

$$D_2 = A \overline{B}$$

$$D_3 = A B$$

D₀ is activated when both A and B are 0, 0

$$D_1$$

$$D_2$$

$$D_3$$

A

NAND gate decoder

$E=1$ disabled

$E=0$ is enabled in nand gate


some decoders are constructed with NAND instead of AND gates.

~ NAND gates produces the AND operation

A 2-to-4 line decoder with NAND gates

E	A ₁	A ₀	D ₀	D ₁	D ₂	D ₃
0	0	0	0	1	1	1
0	0	1	1	0	0	0
0	1	0	1	1	0	1
0	1	1	1	1	1	0
1	*	*				

Logic diagram:



The circuit operates with complemented outputs and a complemented enable input E

The decoder is enable when $E=0$, only one output is equal to 0 at any given time the other 3 o/p's are equal to 1

The O/P whose value is 0 represents equivalent binary no. in inputs $A_1 \& A_0$.

The circuit is disabled when $E=1$, whatever may be inputs
→ when circuit is disabled, none of the outputs are selected & all outputs are equal to 1


Decoder Expansion

When a certain size decoder is needed but only smaller sizes are available.

→ Then it is possible to combine two/more decoders with enable inputs to form a larger decoder.

For example: Design of a 3×8 decoder using

2×4 decoder






- Two 2-to-4 line decoders are combined to act as one 3-to-8 line decoder

- The two least significant bits of input are connected to both decoders
- The most significant bit is connected to the enable input of one decoder & through an inverter to the enable input of the other decoder

Encoders

An encoder is a combinational circuit that performs the inverse operation of a decoder.

It has maximum of 2^n inputs and n outputs, size of $2 \times 3, 4 \times 2, 8 \times 3, \dots, 2^n \times n$.



Example of encoder is octal-to-binary encoder.

E	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	A ₂	A ₁	A ₀
1	0	1	0	0	0	0	0	0	0	0	0
1	0	0	1	0	0	0	0	0	0	1	0
1	0	0	0	1	0	0	0	0	0	1	1
1	0	0	0	0	1	0	0	0	1	0	0
1	0	0	0	0	0	1	0	0	0	0	1
1	0	0	0	0	0	0	1	0	1	1	0
1	0	0	0	0	0	0	0	1	0	1	1
1	0	0	0	0	0	0	0	0	0	0	0
0	x	x	x	--	--	--	--	x	0	0	0

~~output expressions:~~

- The encoder can be implemented with OR gates, whose inputs are determined directly using Truth Table.

$$A_0 = D_1 + D_3 + D_5 + D_7$$

$$A_1 = D_2 + D_3 + D_6 + D_7$$

$$A_2 = D_4 + D_5 + D_6 + D_7$$

The encoder can be implemented with 3-OR gates

Multiplexer

Multiplexer is a device that receives multiple inputs and


These multiple inputs are in the power of 2

i.e. 2^n inputs and one output and there are n selection lines.

A multiplexer is also known as data selector

Digital multiplexer (MUX)

MUX is a combinational circuit




n selection lines

$$q = \frac{2^n}{2} \rightarrow \text{selected lines}$$

4/pole selection lines over w/p lines

$2 = 2^1$	1	1	$2 \times 1 \text{ MUX}$
$4 = 2^2$	2	1	$4 \times 1 \text{ MUX}$
$8 = 2^3$	3	1	$8 \times 1 \text{ MUX}$
$16 = 2^4$	4	1	$16 \times 1 \text{ MUX}$
2^n	n	1	$2^n \times 1 \text{ MUX}$

Design a 4×1 multiplexer.




Step 2: Truth Table for $4 \times 1 \text{ MUX}$

S_0	S_1	Y
0	0	A_0
0	1	A_1
1	0	A_2
1	1	A_3

Step 3: O/P Expression

$$Y = A_0 \bar{S}_0 \bar{S}_1 + A_1 \bar{S}_0 S_1 + A_2 S_0 \bar{S}_1 + A_3 S_0 S_1$$


Step 4: Draw the circuit



Design 8 x 1 multiplexer

Step 1: Block diagram

Number System



Complements

Complements are used in digital computer for simplifying subtraction.

and logical manipulation

Two types of complement, for each base & system:

↳ 1's complement, (R-1)'s complement

Base 2

1's
2's

$$\bar{x} = (2^k - 1) - x$$
$$\bar{x} = (2^k - x)$$

Base 8

7's
8's

$$\bar{x} = (8^k - 1) - x$$
$$\bar{x} = (8^k - x)$$

$$\begin{array}{ccc} \text{Base } 10 & \xrightarrow{\quad q_1' \quad} & x = (10^k - 1) - x \\ & \xrightarrow{\quad 10s \quad} & x = (10^k - x) \end{array}$$

$$\begin{array}{ccc} \text{Base } 16 & \xrightarrow{\quad q_1' \quad} & x = (16^k - 1) - x \\ & \xrightarrow{\quad 16s \quad} & x = (16^k - x) \end{array}$$

Given a number n is before k having n digits

The $(q-1)s$ complement of n is defined as

$$(q^k - 1) - N$$

For ex. The $9s$ complement of n is $(10^n - 1) - N$.

→ Ex. The $9s$ complement of 546700 is

$$999999 - 546700 = 453299.$$

→ The $9s$ \checkmark

$$999999 - 453299 = 546700$$

→ The $1s$ complement of 1011001 is

$$111111 - 1$$

The n 's complement of an n -digit number N in base r is defined as $r^n - N$

This is same as adding 1 to the $(r-1)$'s complement.

Find the 10's complement of 2389 is.

First find 9's complement and add 1.

$$\begin{array}{r} 9999 \\ 2389 \\ \hline 7610 \\ +1 \\ \hline 76111 \end{array}$$

$$\begin{array}{r} 010011 \\ +1 \\ \hline 010100 \end{array}$$

Find the 2's complement of 101100 is $010011 + 1 = 010100$.

Subtraction of unsigned n -digit numbers $M-N$

+ Add M to the 1's complement of N.

$$101100$$

$$010011$$

$$111111$$

$$000000$$

$$101100$$

$$000000$$

$$101100$$

$$000000$$

Example of $M \otimes N$: $13250 - 72532 = -59282$

$$M = 13250$$

10's complement of $N = 1\ 9\ 9\ 9\ 9\ 9$

$$\begin{array}{r} 72532 \\ \hline 27467 \\ + 1 \\ \hline 27468 \end{array}$$

if the no. is -
find the complement.

$$\text{sum of } M = 13250$$

$$\begin{array}{r} 10's \text{ complement of } N = 27468 \\ \hline 1 \\ 40718 \end{array}$$

Example for $x = 1010100$ and $y = 1001011$.

$$x = 1010100$$

$$\begin{array}{r} 2's \text{ complement of } y = \cancel{1} \ 0 \ \cancel{1} \ 1 \ 1 \ 1 \ 0 \ 1 \ 1 \ 1 \ 0 \ 0 \\ \hline + 1 \\ \hline 0111101 \end{array}$$

$$\begin{array}{r} \text{Discreet sum} = 1010100 \\ 0111101 \\ \hline 0010001 \end{array}$$

borrow and carry. 010001

$$(ii) Y - X =$$

$$Y = 1000011.$$

$$2^8 \& \text{ of } X = \underline{0101100}.$$

$$\begin{array}{r} \\ \\ 1101110 \end{array}$$

as negative for 2's complement and minus.

$$-0010001$$

$$\underline{1101110}$$

$$1100$$

Fixed - Point Representations:

Positive integers and

$$+6 \quad 00000110$$

$$+13 \quad 00001101$$

$$+ \quad 00010011$$

$$11111010$$

$$00001101$$

$$00000111$$

$$000000110 \quad \text{frd 2's complement}$$

$$00001101$$

$$-6 \quad 11111001 +1$$

$$+13 \quad 00001101$$

$$+7 \quad 00110$$

$$11111001$$

$$+1$$

$$11111010$$

$+6 \quad 00000011$
 $-13 \quad 11110011$
 11111100

$-6 \quad 011111010$
 $-13 \quad 11110011$
 11101101

Binary code:

BCD, 2421 code, 84-2-1

	8421	84-2-1	2421
0	0 0 0 0	0 0 0 0	6 0 0 0
1	0 0 0 1	0 1 1 1	0 0 0 1
2	0 0 1 0	0 1 1 0	0 0 1 0
3	0 0 1 1	0 1 0 1	0 0 1 1
4	0 1 0 0	0 1 0 0	0 1 0 0
5	0 1 0 1	1 0 1 1	1 0 0 0
6	0 1 1 0	1 0 1 0	1 0 0 1
7	0 1 1 1	1 0 0 1	1 0 1 0
8	1 0 0 0	1 0 0 0	1 0 1 1
9	1 0 0 1	1 1 1 1	1 1 0 0

Excess 3 code

0+3	0011
1+3	0100
2+3	0101
3+3	0110
4+3	0111
5+3	1000
6+3	1001
7+3	1010
8+3	1011
9+3	1100

Gray code

5 0	0 0 0 0	0+0
6 0	0 0 0 1	0+1
7 0	0 0 1 0	0+2
2 0	0 1 0 0	7,0+3
3 0	0 1 0 1	0+0
4 0	0 1 1 1	0+4
5 1	1 1 0 0	5+0
6 1	1 0 0 1	5+1
7 1	0 0 0 0	5+2
8 1	0 0 1 0	5+3
9 1	0 1 0 0	5+4

length of one digit is 7 bits only
Two bits are 1 and

the all 5 bits also

It is a weighted code

It is used for error detection

Gray code or unit distance code

Two successive values differ in only 1st bit

It is an unweighted code

No positional weights

It is a unit distance code and minimum error code

How to convert

Error detection codes

An error detection code is a binary code that detects the error during transmission.