



Figure 10 functional reproduction: vec_elemadd (synthetic demonstration)



Primitive	Events	Coeffs	Top PTPX Row
PE tile	pe_tiles, pe_ports	$\beta_{\text{pe_tiles}}, \beta_{\text{pe_ports}}$	PE
MEM tile	mem_tiles, mem_ports	$\beta_{\text{mem_tiles}}, \beta_{\text{mem_ports}}$	MEM
REG	registers, pipeline_regs	$\beta_{\text{registers}}, \beta_{\text{pipeline}}$	REG
IO tile	io_tiles	$\beta_{\text{IO_tiles}}$	IO
IC (SB)	ic_sb	$\beta_{\text{ic_sb}}$	SB
IC (RMUX)	ic_rmux	$\beta_{\text{ic_rmux}}$	RMUX
IC (PORT)	ic_port	$\beta_{\text{ic_port}}$	PORT

(a) Mapping of compiler-visible events to hierarchy rows.**(b) Power breakdown.**