#### **Features**

- High-performance, Low-power AVR® 8-bit Microcontroller
- Advanced RISC Architecture
  - 131 Powerful Instructions Most Single-clock Cycle Execution
  - 32 x 8 General Purpose Working Registers
  - Fully Static Operation
  - Up to 20 MIPS Throughput at 20 MHz
  - On-chip 2-cycle Multiplier
- Nonvolatile Program and Data Memories
  - 16/32/64K Bytes of In-System Self-Programmable Flash Endurance: 10,000 Write/Erase Cycles
  - Optional Boot Code Section with Independent Lock Bits In-System Programming by On-chip Boot Program True Read-While-Write Operation
  - 512B/1K/2K Bytes EEPROM

Endurance: 100,000 Write/Erase Cycles

- 1/2/4K Bytes Internal SRAM
- Programming Lock for Software Security
- JTAG (IEEE std. 1149.1 Compliant) Interface
  - Boundary-scan Capabilities According to the JTAG Standard
  - Extensive On-chip Debug Support
  - Programming of Flash, EEPROM, Fuses, and Lock Bits through the JTAG Interface
- Peripheral Features
  - Two 8-bit Timer/Counters with Separate Prescalers and Compare Modes
  - One 16-bit Timer/Counter with Separate Prescaler, Compare Mode, and Capture Mode
  - Real Time Counter with Separate Oscillator
  - Six PWM Channels
  - 8-channel, 10-bit ADC

Differential mode with selectable gain at 1x, 10x or 200x

- Byte-oriented Two-wire Serial Interface
- Two Programmable Serial USART
- Master/Slave SPI Serial Interface
- Programmable Watchdog Timer with Separate On-chip Oscillator
- On-chip Analog Comparator
- Interrupt and Wake-up on Pin Change
- Special Microcontroller Features
  - Power-on Reset and Programmable Brown-out Detection
  - Internal Calibrated RC Oscillator
  - External and Internal Interrupt Sources
  - Six Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, Standby and Extended Standby
- I/O and Packages
  - 32 Programmable I/O Lines
  - 40-pin PDIP, 44-lead TQFP, and 44-pad QFN/MLF
- Operating Voltages
  - 1.8 5.5V for ATmega164P/324P/644PV
  - 2.7 5.5V for ATmega164P/324P/644P
- Speed Grades
  - ATmega164P/324P/644PV: 0 4MHz @ 1.8 5.5V, 0 10MHz @ 2.7 5.5V
  - ATmega164P/324P/644P: 0 10MHz @ 2.7 5.5V, 0 20MHz @ 4.5 5.5V
- Power Consumption at 1 MHz, 1.8V, 25°C for ATmega164P/324P/644P
  - Active: 338/398/TBD μA
  - Power-down Mode:0.035 /0.027/TBD μA
  - Power-save Mode:0.5 /0.5/TBD μA (Including 32 kHz RTC)



8-bit **AVR**® Microcontroller with 16/32/64K Bytes In-System Programmable Flash

ATmega164P/V ATmega324P/V ATmega644P/V

Advance Information

Summary




8011DS-AVR-02/07



### 1. Pin Configurations

Figure 1-1. Pinout ATmega164P/324P/644P



#### TQFP/QFN/MLF | (§S/OCOB/PCINT12) | (AIN1/OCOA/PCINT11) | (AIN0/INT2/PCINT10) | (T1/CLKO/PCINT9) | (XCKO/T0/PCINT8) (ADC1/PCINT1) (ADC2/PCINT2) (ADC0/PCINT0) <sup>44</sup><sub>43</sub><sup>42</sup><sub>41</sub><sup>40</sup><sub>39</sub><sup>38</sup><sub>37</sub><sup>36</sup><sub>35</sub><sup>34</sup> (PCINT13/MOSI) PB5 ☐ PA4 (ADC4/PCINT4) (PCINT14/MISO) PB6 2 32 PA5 (ADC5/PCINT5) (PCINT15/SCK) PB7 3 1 3 ☐ PA6 (ADC6/PCINT6) RESET 4 30 PA7 (ADC7/PCINT7) VCC 5 29 AREF GND 28 □ GND 6 XTAL2 7 27 Ы **AVCC** XTAL1 8 26 PC7 (TOSC2/PCINT23) (PCINT24/RXD0) PD0 PC6 (TOSC1/PCINT22) 25 (PCINT25/TXD0) PD1 10 24 PC5 (TDI/PCINT21) (PCINT26/RXD1/INT0) PD2 ☐ PC4 (TDO/PCINT20) $12^{13}14^{15}16^{17}18^{19}20^{21}22$ (PCINT28/XCK1/OC1B) P (PCINT29/OC1A) P (PCINT30/OC2B/ICP) P (PCINT31/OC2A) P (PCINT17/SDA) F (PCINT18/TCK) F (PCINT19/TMS) F (PCINT27/TXD1/INT1) PCINT16/SCL)

Note: The large center pad underneath the QFN/MLF package should be soldered to ground on the board to ensure good mechanical stability.

# ■ ATmega164P/324P/644P

### 1.1 Disclaimer

Typical values contained in this datasheet are based on simulations and characterization of other AVR microcontrollers manufactured on the same process technology. Min and Max values will be available after the device is characterized.






### 2. Overview

The ATmega164P/324P/644P is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega164P/324P/644P achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

### 2.1 Block Diagram

Figure 2-1. Block Diagram



The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATmega164P/324P/644P provides the following features: 16/32/64K bytes of In-System Programmable Flash with Read-While-Write capabilities, 512B/1K/2K bytes EEPROM, 1/2/4K bytes SRAM, 32 general purpose I/O lines, 32 general purpose working registers, Real Time Counter (RTC), three flexible Timer/Counters with compare modes and PWM, 2 USARTs, a byte oriented 2-wire Serial Interface, a 8-channel, 10-bit ADC with optional differential input stage with programmable gain, programmable Watchdog Timer with Internal Oscillator, an SPI serial port, IEEE std. 1149.1 compliant JTAG test interface, also used for accessing the On-chip Debug system and programming and six software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next interrupt or Hardware Reset. In Powersave mode, the asynchronous timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except Asynchronous Timer and ADC, to minimize switching noise during ADC conversions. In Standby mode, the Crystal/Resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low power consumption. In Extended Standby mode, both the main Oscillator and the Asynchronous Timer continue to run.

The device is manufactured using Atmel's high-density nonvolatile memory technology. The Onchip ISP Flash allows the program memory to be reprogrammed in-system through an SPI serial interface, by a conventional nonvolatile memory programmer, or by an On-chip Boot program running on the AVR core. The boot program can use any interface to download the application program in the application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega164P/324P/644P is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The ATmega164P/324P/644P AVR is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, in-circuit emulators, and evaluation kits.

# 2.2 Comparison Between ATmega164P, ATmega324P and ATmega644P

**Table 2-1.** Differences between ATmega164P and ATmega644P

Device	Flash	EEPROM	RAM
ATmega164P	16 Kbyte	512 Bytes	1 Kbyte
ATmega324P	32 Kbyte	1 Kbyte	2 Kbyte
ATmega644P	64 Kbyte	2 Kbyte	4 Kbyte

#### 2.3 Pin Descriptions

2.3.1 VCC

Digital supply voltage.

2.3.2 GND

Ground.





#### 2.3.3 Port A (PA7:PA0)

Port A serves as analog inputs to the Analog-to-digital Converter.

Port A also serves as an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port A output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port A pins that are externally pulled low will source current if the pull-up resistors are activated. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port A also serves the functions of various special features of the ATmega164P/324P/644P as listed on page 79.

#### 2.3.4 Port B (PB7:PB0)

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port B also serves the functions of various special features of the ATmega164P/324P/644P as listed on page 81.

#### 2.3.5 Port C (PC7:PC0)

Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port C also serves the functions of the JTAG interface, along with special features of the ATmega164P/324P/644P as listed on page 84.

#### 2.3.6 Port D (PD7:PD0)

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port D also serves the functions of various special features of the ATmega164P/324P/644P as listed on page 86.

#### 2.3.7 **RESET**

Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. The minimum pulse length is given in Table 9-1 on page 50. Shorter pulses are not guaranteed to generate a reset.

### 2.3.8 XTAL1

6

Input to the inverting Oscillator amplifier and input to the internal clock operating circuit.

#### 2.3.9 XTAL2

Output from the inverting Oscillator amplifier.

#### 2.3.10 AVCC

AVCC is the supply voltage pin for Port F and the Analog-to-digital Converter. It should be externally connected to  $V_{CC}$ , even if the ADC is not used. If the ADC is used, it should be connected to  $V_{CC}$  through a low-pass filter.

#### 2.3.11 AREF

This is the analog reference pin for the Analog-to-digital Converter.

### 3. Resources

A comprehensive set of development tools, application notes and datasheetsare available for download on http://www.atmel.com/avr.





# 4. Register Summary

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
						Dit 3				rage
(0xFF) (0xFE)	Reserved Reserved	-	-	-	-	_	-	-	-	
(0xFD)	Reserved	-	-	-	-	-	-	-	-	
(0xFC)	Reserved	-	-	-	-	-	-	-	-	
(0xFB)	Reserved	_	-	-	-		_		_	
(0xFA)	Reserved	-	-	-	-	-	-	-	-	
(0xF9)	Reserved	-	-	-	-		-	-	-	
(0xF8)	Reserved	-	-	-	-	-	-	-	-	
(0xF7)	Reserved	-	-	-	-	-	-	-	-	
(0xF6)	Reserved	-	-	-	-	-	-	-	-	
(0xF5)	Reserved	-	-	-	-		-	-	-	
(0xF4)	Reserved	-	-	-	-	-	-	-	-	
(0xF3)	Reserved	-	-	-	-	-	-	-	-	
(0xF2)	Reserved	-	-	-	-	-	-	-	-	
(0xF1)	Reserved	-	-	-	-		-	-	-	
(0xF0)	Reserved	-	-	-	-	-	-	-	-	
(0xEF)	Reserved	-	-	-	-		-	-	-	
(0xEE)	Reserved	-	-	-	-	-	-	-	-	
(0xED)	Reserved	-	-	-	-	-	-	-	-	
(0xEC)	Reserved	-	-	-	-	-	-	-	-	
(0xEB)	Reserved	-	-	-	-		-	-	-	
(0xEA)	Reserved	-	-	-	-	-	-	-	-	
(0xE9)	Reserved	-	-	-	-	-	-	-	-	
(0xE8) (0xE7)	Reserved Reserved	-	-	-	-	-	-	-	-	
(0xE6)	Reserved	-	-	-	-	_	-	-	-	
(0xE5)	Reserved	-	-	-	-	-	-	-	-	
(0xE4)	Reserved	-	-	-	-	-	-	-	-	
(0xE3)	Reserved	-	-	-	-		-	-	-	
(0xE2)	Reserved	-	-	-	-	_	-	-	-	
(0xE1)	Reserved	-	-	-	-		-	-	-	
(0xE0)	Reserved	-	-	-	-		-	-	-	
(0xDF)	Reserved	-	-	-	-	-	-	-	-	
(0xDE)	Reserved	-	-	-	-	-	-	-	-	
(0xDD)	Reserved	-	-	-	-	-	-	-	-	
(0xDC)	Reserved	-	-	-	-		-	-	-	
(0xDB)	Reserved	-	-	-	-	-	-	-	-	
(0xDA)	Reserved	-	-	-	-	-	-	-	-	
(0xD9)	Reserved	-	-	-	-	-	-	-	-	
(0xD8)	Reserved	-	-	-	-	-	-	-	-	
(0xD7)	Reserved	-	-	-	-	-	-	-	-	
(0xD6)	Reserved	-	-	-	-	-	-	-	-	
(0xD5)	Reserved	-	-	-	-	-	-	-	-	
(0xD4) (0xD3)	Reserved Reserved	-	-	-	-	-	-	-	-	
(0xD3) (0xD2)	Reserved	-		-	-	-	-	-	-	
(0xD2) (0xD1)	Reserved	-	-	-	-	-	-	-	-	
(0xD1)	Reserved	-	-	-	-	-	-	_	-	
(0xCF)	Reserved	-	-	-	-	-	-	-	-	
(0xCE)	UDR1					Data Register				184
(0xCD)	UBRR1H	-	-	-	-		JSART1 Baud Rat	te Register High E	Byte	189/201
(0xCC)	UBRR1L				JSART1 Baud Ra			<u> </u>	-	189/201
(0xCB)	Reserved	-	-	-	-	-	-	-	-	
(0xCA)	UCSR1C	UMSEL11	UMSEL10	UPM11	UPM10	USBS1	UCSZ11	UCSZ10	UCPOL1	187/200
(0xC9)	UCSR1B	RXCIE1	TXCIE1	UDRIE1	RXEN1	TXEN1	UCSZ12	RXB81	TXB81	186/200
(0xC8)	UCSR1A	RXC1	TXC1	UDRE1	FE1	DOR1	UPE1	U2X1	MPCM1	185/199
(0xC7)	Reserved	-	-	-	-	-	-	-	-	
(0xC6)	UDR0				USART0 I/C	Data Register	-	-		184
(0xC5)	UBRR0H	-	-	-	-			te Register High E	Byte	189/201
(0xC4)	UBRR0L		•		JSART0 Baud Ra					189/201
(0xC3)	Reserved	-	-	-	-	-	-	-	-	
(0xC2)	UCSR0C	UMSEL01	UMSEL00	UPM01	UPM00	USBS0	UCSZ01	UCSZ00	UCPOL0	187/200
(0xC1)	UCSR0B	RXCIE0	TXCIE0	UDRIE0	RXEN0	TXEN0	UCSZ02	RXB80	TXB80	186/200
(0xC0)	UCSR0A	RXC0	TXC0	UDRE0	FE0	DOR0	UPE0	U2X0	MPCM0	185/199

# ATmega164P/324P/644P

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0xBF)	Reserved	-	-	-	-	-		-	-	
(0xBF)	Reserved	-	-	-	-	-	-	-	-	
(0xBL)	TWAMR	TWAM6	TWAM5	TWAM4	TWAM3	TWAM2	TWAM1	TWAM0	-	232
(0xBC)	TWCR	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN	-	TWIE	228
(0xBB)	TWDR					erface Data Regis				230
(0xBA)	TWAR	TWA6	TWA5	TWA4	TWA3	TWA2	TWA1	TWA0	TWGCE	232
(0xB9)	TWSR	TWS7	TWS6	TWS5	TWS4	TWS3	-	TWPS1	TWPS0	230
(0xB8)	TWBR					ace Bit Rate Reg	ister			228
(0xB7)	Reserved	-	-	-	-	-	-	-	-	
(0xB6)	ASSR	-	EXCLK	AS2	TCN2UB	OCR2AUB	OCR2BUB	TCR2AUB	TCR2BUB	153
(0xB5)	Reserved	-	-	-	-	-	-	-	-	
(0xB4)	OCR2B			Tim	ner/Counter2 Out	put Compare Reg	ister B	ı		152
(0xB3)	OCR2A					put Compare Reg				152
(0xB2)	TCNT2					unter2 (8 Bit)				152
(0xB1)	TCCR2B	FOC2A	FOC2B	-	-	WGM22	CS22	CS21	CS20	151
(0xB0)	TCCR2A	COM2A1	COM2A0	COM2B1	COM2B0	-	-	WGM21	WGM20	148
(0xAF)	Reserved	-	-	-	-	-	-	-	-	
(0xAE)	Reserved	-	-	-	-	-	-	-	-	
(0xAD)	Reserved	-	-	-	-	-	-	-	-	
(0xAC)	Reserved	-	-	-	-	-	-	-	-	
(0xAB)	Reserved	-	-	-	-	-	-	-	-	
(0xAA)	Reserved	-	-	-	-	-	-	-	-	
(0xA9)	Reserved	-	-	-	-	-	-	-	-	
(0xA8)	Reserved	-	-	-	-	-	-	-	-	
(0xA7)	Reserved	-	-	-	-	-	-	-	-	
(0xA6)	Reserved	-	-	-	-	-	-	-	-	
(0xA5)	Reserved	-	-	-	-	-	-	-	-	
(0xA4)	Reserved	-	-	-	-	-	-	-	-	
(0xA3)	Reserved	-	-	-	-	-	-	-	-	
(0xA2)	Reserved	-	-	-	-	-	-	-	-	
(0xA1)	Reserved	-	-	-	-	-	-	-	-	
(0xA0)	Reserved	-	-	-	-	-	-	-	-	
(0x9F)	Reserved	-	-	-	-	-	-	-	-	
(0x9E)	Reserved	-	-	-	-	-	-	-	-	
(0x9D)	Reserved	-	-	-	-	-	-	-	-	
(0x9C)	Reserved	-	-	-	-	-	-	-	-	
(0x9B)	Reserved	-	-	-	-	-	-	-	-	
(0x9A)	Reserved	-	-	-	-	-	-	-	-	
(0x99)	Reserved	-	-	-	-	-	-	-	-	
(0x98)	Reserved	-	-	-	-	-	-	-	-	
(0x97)	Reserved	-	-	-	-	-	-	-	-	
(0x96)	Reserved	-	-	-	-	-	-	-	-	
(0x95)	Reserved	-	-	-	-	-	-	-	-	
(0x94)	Reserved	-	-	-	-	-	-	-	-	
(0x93)	Reserved	-	-	-	-	-	-	-	-	
(0x92)	Reserved	-	-	-	-	-	-	-	-	
(0x91)	Reserved	-	-	-	-	-	-	-	-	
(0x90)	Reserved	-	-	-	-	-	-	-	-	
(0x8F)	Reserved	-	-	-	-	-	-	-	-	
(0x8E)	Reserved	-	-	-	-	-	-	-	-	
(0x8D)	Reserved	-	-	-	-	-	-	-	-	
(0x8C)	Reserved	-	-		-			-	-	4.5.5
(0x8B)	OCR1BH	-				ompare Register				134
(A8x0)	OCR1BL	-			•	Compare Register	•			134
(0x89)	OCR1AH	1				ompare Register				134
(0x88)	OCR1AL	-			•	Compare Register				134
(0x87)	ICR1H					Capture Register				135
(0x86)	ICR1L					Capture Register				135
(0x85)	TCNT1H	-				unter Register Hig				134
(0x84)	TCNT1L					unter Register Lo				134
(0x83)	Reserved	-	-	-	-	-	-	-	-	465
(0x82)	TCCR1C	FOC1A	FOC1B	-	-	-	-	-	-	133
(0.5.)	TCCR1B	ICNC1	ICES1	-	WGM13	WGM12	CS12	CS11	CS10	132
(0x81)		00111	00111	00111-	00111			14/014::	14/0144	100
(0x81) (0x80) (0x7F)	TCCR1A DIDR1	COM1A1	COM1A0	COM1B1	COM1B0	-	-	WGM11 AIN1D	WGM10 AIN0D	130 235





Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0x7D)	Reserved	-	-	-		-	-	-	-	
(0x7C)	ADMUX	REFS1	REFS0	ADLAR	MUX4	MUX3	MUX2	MUX1	MUX0	251
(0x7B)	ADCSRB	-	ACME	-	-	-	ADTS2	ADTS1	ADTS0	233
(0x7A)	ADCSRA	ADEN	ADSC	ADATE	ADIF	ADIE	ADPS2	ADPS1	ADPS0	252
(0x79)	ADCH	7.52.1	7.500	7.57.1.2		egister High byte	7.5. 02	7.5. 0.	7.5. 00	254
(0x78)	ADCL					egister Low byte				254
(0x77)	Reserved	-	-	-	-	-	-	-	-	
(0x76)	Reserved	-	-	-	-	-	-	-	-	
(0x75)	Reserved	-	-	-	-	-	-	-	-	
(0x74)	Reserved	-	-	-	-	-	-	-	-	
(0x73)	PCMSK3	PCINT31	PCINT30	PCINT29	PCINT28	PCINT27	PCINT26	PCINT25	PCINT24	69
(0x72)	Reserved	-	-	-	-	-	-	-	-	
(0x71)	Reserved	-	-	-	-	-	-	-	-	
(0x70)	TIMSK2	-	-	-	-	-	OCIE2B	OCIE2A	TOIE2	155
(0x6F)	TIMSK1	-	-	ICIE1	-	-	OCIE1B	OCIE1A	TOIE1	135
(0x6E)	TIMSK0	-	-	-	-	-	OCIE0B	OCIE0A	TOIE0	107
(0x6D)	PCMSK2	PCINT23	PCINT22	PCINT21	PCINT20	PCINT19	PCINT18	PCINT17	PCINT16	69
(0x6C)	PCMSK1	PCINT15	PCINT14	PCINT13	PCINT12	PCINT11	PCINT10	PCINT9	PCINT8	69
(0x6B)	PCMSK0	PCINT7	PCINT6	PCINT5	PCINT4	PCINT3	PCINT2	PCINT1	PCINT0	70
(0x6A)	Reserved	-	-	-	-	-	-	-	-	
(0x69)	EICRA	-	-	ISC21	ISC20	ISC11	ISC10	ISC01	ISC00	66
(0x68)	PCICR	-	-	-	-	PCIE3	PCIE2	PCIE1	PCIE0	68
(0x67)	Reserved	-	-	-	-	-	-	-	-	
(0x66)	OSCCAL				Oscillator Cal	ibration Register				39
(0x65)	Reserved	-	-	-	-	-	-	-	-	
(0x64)	PRR	PRTWI	PRTIM2	PRTIM0	PRUSART1	PRTIM1	PRSPI	PRUSART0	PRADC	47
(0x63)	Reserved	-	-	-	-	-	-	-	-	
(0x62)	Reserved	-	-	-	-	-	-	-	-	
(0x61)	CLKPR	CLKPCE	-	-	-	CLKPS3	CLKPS2	CLKPS1	CLKPS0	39
(0x60)	WDTCSR	WDIF	WDIE	WDP3	WDCE	WDE	WDP2	WDP1	WDP0	58
0x3F (0x5F)	SREG	_	T	Н	S	V	N	Z	С	12
0x3E (0x5E)	SPH	SP15	SP14	SP13	SP12	SP11	SP10	SP9	SP8	12
0x3D (0x5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	12
0x3C (0x5C)	Reserved	-	-	-	-	-	-	-	-	
0x3B (0x5B)	RAMPZ	-	-	-	-	-	-	-	RAMPZ0	15
0x3A (0x5A)	Reserved	-	-	-	-	-	-	-	-	
0x39 (0x59)	Reserved	-	-	-	-	-	-	-	-	
0x38 (0x58)	Reserved					-			-	
0x37 (0x57)		-	-	-	-		-	-		
	SPMCSR	- SPMIE	- RWWSB	- SIGRD	- RWWSRE	BLBSET	- PGWRT	PGERS	SPMEN	277
0x36 (0x56)	Reserved	SPMIE -	-	SIGRD -	RWWSRE -	BLBSET -	PGWRT -	PGERS -	SPMEN -	
0x35 (0x55)	Reserved MCUCR	SPMIE	RWWSB - BODS		RWWSRE - PUD	BLBSET - -	PGWRT - -	PGERS - IVSEL	SPMEN - IVCE	78/265
0x35 (0x55) 0x34 (0x54)	Reserved MCUCR MCUSR	SPMIE -	-	SIGRD - BODSE -	RWWSRE - PUD JTRF	BLBSET WDRF	PGWRT BORF	PGERS - IVSEL EXTRF	SPMEN - IVCE PORF	78/265 53/266
0x35 (0x55) 0x34 (0x54) 0x33 (0x53)	Reserved MCUCR MCUSR SMCR	SPMIE  - JTD  -	BODS -	SIGRD  - BODSE  -	RWWSRE - PUD JTRF -	BLBSET  WDRF SM2	PGWRT  BORF SM1	PGERS  - IVSEL EXTRF SM0	SPMEN  - IVCE PORF SE	78/265
0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52)	Reserved MCUCR MCUSR SMCR Reserved	SPMIE  -  JTD  -	BODS	SIGRD - BODSE -	RWWSRE - PUD JTRF	BLBSET  WDRF SM2 -	PGWRT BORF	PGERS - IVSEL EXTRF	SPMEN - IVCE PORF	78/265 53/266 46
0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51)	Reserved MCUCR MCUSR SMCR Reserved OCDR	SPMIE  - JTD	BODS	SIGRD  BODSE  -  -  -	RWWSRE - PUD JTRF - On-Chip D	BLBSET  WDRF SM2 - ebug Register	PGWRT  BORF SM1 -	PGERS - IVSEL EXTRF SM0 -	SPMEN  - IVCE PORF SE -	78/265 53/266 46 261
0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50)	Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR	SPMIE  - JTD  ACD	BODS ACBG	SIGRD  - BODSE  ACO	RWWSRE  - PUD  JTRF  - On-Chip D  ACI	BLBSET  WDRF SM2 - ebug Register ACIE	PGWRT  BORF SM1 - ACIC	PGERS - IVSEL EXTRF SM0 - ACIS1	SPMEN  - IVCE PORF SE - ACISO	78/265 53/266 46
0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F)	Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved	SPMIE  - JTD	BODS	SIGRD  BODSE  -  -  -	RWWSRE  - PUD  JTRF  - On-Chip D  ACI	BLBSET  WDRF SM2 - ebug Register ACIE	PGWRT  BORF SM1 -	PGERS - IVSEL EXTRF SM0 -	SPMEN  - IVCE PORF SE -	78/265 53/266 46 261 252
0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E)	Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR	SPMIE  - JTD  ACD	BODS ACBG	SIGRD  - BODSE  ACO	RWWSRE  - PUD  JTRF  - On-Chip D  ACI  - SPI 0 Da	BLBSET  WDRF SM2 - ebug Register ACIE - ata Register	PGWRT  BORF SM1 - ACIC	PGERS - IVSEL EXTRF SM0 - ACIS1	SPMEN  - IVCE PORF SE - ACISO -	78/265 53/266 46 261 252
0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D)	Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR SPSR	SPMIE  - JTD  ACD - SPIF0	BODS ACBG - WCOL0	SIGRD  - BODSE  ACO -	RWWSRE  - PUD  JTRF  - On-Chip D  ACI  - SPI 0 Da	BLBSET  WDRF SM2 - ebug Register ACIE - ata Register -	PGWRT  BORF SM1 - ACIC -	PGERS - IVSEL EXTRF SM0 - ACIS1 -	SPMEN  - IVCE PORF SE - ACISO - SPI2XO	78/265 53/266 46 261 252 165
0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4C)	Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR SPSR SPCR	SPMIE  - JTD  ACD	BODS ACBG	SIGRD  - BODSE  ACO	RWWSRE  - PUD  JTRF  - On-Chip D  ACI  - SPI 0 Da  MSTR0	BLBSET  - WDRF SM2 - ebug Register ACIE - ata Register - CPOL0	PGWRT  BORF SM1 - ACIC	PGERS - IVSEL EXTRF SM0 - ACIS1	SPMEN  - IVCE PORF SE - ACISO -	78/265 53/266 46 261 252 165 165
0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B)	Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2	SPMIE  - JTD  ACD - SPIF0	BODS ACBG - WCOL0	SIGRD  - BODSE  ACO -	RWWSRE  - PUD  JTRF  - On-Chip D  ACI  - SPI 0 Da  - MSTR0  General Purpo	BLBSET  - WDRF SM2 - ebug Register ACIE - ata Register - CPOL0 sse I/O Register 2	PGWRT  BORF SM1 - ACIC -	PGERS - IVSEL EXTRF SM0 - ACIS1 -	SPMEN  - IVCE PORF SE - ACISO - SPI2XO	78/265 53/266 46 261 252 165 165 163 27
0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4A)	Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1	SPMIE  - JTD  ACD - SPIF0 SPIE0	BODS ACBG - WCOL0 SPE0	SIGRD  - BODSE  ACO - DORD0	RWWSRE  - PUD  JTRF  - On-Chip D  ACI  - SPI 0 Da  - MSTR0  General Purpo	BLBSET  - WDRF SM2 - ebug Register ACIE - ata Register - CPOL0	PGWRT  BORF SM1 - ACIC - CPHA0	PGERS - IVSEL EXTRF SM0 - ACIS1 - SPR01	SPMEN  - IVCE PORF SE - ACISO - SPI2XO SPR00	78/265 53/266 46 261 252 165 165
0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49)	Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved	SPMIE  - JTD  ACD - SPIF0	BODS ACBG - WCOL0	SIGRD  - BODSE  ACO - DORDO	RWWSRE  - PUD  JTRF  - On-Chip D  ACI  - SPI 0 Da  - MSTR0  General Purpo	BLBSET  - WDRF SM2 - ebug Register ACIE - ata Register - CPOL0 use I/O Register 1	PGWRT  BORF SM1 - ACIC - CPHA0	PGERS - IVSEL EXTRF SM0 - ACIS1 -	SPMEN  - IVCE PORF SE - ACISO - SPI2XO	78/265 53/266 46 261 252 165 165 163 27 27
0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48)	Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR SPCR GPIOR2 GPIOR1 Reserved OCR0B	SPMIE  - JTD  ACD - SPIF0 SPIE0	BODS ACBG - WCOL0 SPE0	SIGRD  - BODSE  ACO - DORD0	RWWSRE  - PUD JTRF - On-Chip D ACI - SPI 0 Da - MSTR0 General Purpo General Purpo General Purpo - ner/Counter0 Out	BLBSET  - WDRF SM2 - ebug Register ACIE - ata Register - CPOL0 use I/O Register 2 use I/O Register 1 - cut Compare Reg	PGWRT  - BORF SM1 - ACIC - CPHA0	PGERS - IVSEL EXTRF SM0 - ACIS1 - SPR01	SPMEN  - IVCE PORF SE - ACISO - SPI2XO SPR00	78/265 53/266 46 261 252 165 165 163 27 27
0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x4A) 0x29 (0x4A) 0x28 (0x4A) 0x29 (0x4A)	Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR SPCR GPIOR2 GPIOR1 Reserved OCR0B OCR0A	SPMIE  - JTD  ACD - SPIF0 SPIE0	BODS ACBG - WCOL0 SPE0	SIGRD  - BODSE  ACO - DORD0	RWWSRE  - PUD JTRF - On-Chip D ACI - SPI 0 Da - MSTR0 General Purpo Gene	BLBSET  - WDRF SM2 - ebug Register ACIE - ata Register  - CPOL0 use I/O Register 1 - cut Compare Reg out Compare Reg	PGWRT  - BORF SM1 - ACIC - CPHA0	PGERS - IVSEL EXTRF SM0 - ACIS1 - SPR01	SPMEN  - IVCE PORF SE - ACISO - SPI2XO SPR00	78/265 53/266 46 261 252 165 163 27 27 27 107 107
0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46)	Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR SPCR GPIOR2 GPIOR1 Reserved OCR0B OCR0A	SPMIE  - JTD  ACD - SPIF0 SPIE0	ACBG - WCOLO SPE0	SIGRD  - BODSE  ACO - DORD0	RWWSRE  - PUD JTRF - On-Chip D ACI - SPI 0 Da - MSTR0 General Purpo Gene	BLBSET  - WDRF SM2 - ebug Register ACIE - ata Register - CPOL0 sse I/O Register 1 - cut Compare Reg out Compare Reg	PGWRT  - BORF SM1 - ACIC - CPHA0  - ister B	PGERS  - IVSEL EXTRF SM0 - ACIS1 - SPR01	SPMEN  IVCE PORF SE  ACISO SPI2XO SPR00	78/265 53/266 46 261 252 165 163 27 27 27 107 107
0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45)	Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved OCR0B OCR0A TCNT0 TCCR0B	SPMIE  - JTD  ACD - SPIF0 SPIE0	- BODS	SIGRD  - BODSE  ACO - DORD0  Tin	RWWSRE  - PUD  JTRF - On-Chip D  ACI - SPI 0 Da  - MSTR0  General Purpo General Purpo General Purpo General Purpo - Der/Counter0 Out	BLBSET  - WDRF SM2 - ebug Register ACIE - ata Register - CPOL0 use I/O Register 1 - out Compare Reg	PGWRT  - BORF SM1 - ACIC - CPHA0  - ister B ister A	PGERS - IVSEL EXTRF SM0 - ACIS1 - SPR01	SPMEN  - IVCE PORF SE - ACISO - SPI2XO SPR00	78/265 53/266 46 261 252 165 163 27 27 27 107 107 107
0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4A) 0x29 (0x4A) 0x29 (0x4A) 0x29 (0x4B) 0x26 (0x4A) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44)	Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved OCR0B OCR0A TCNT0 TCCR0B TCCR0A	SPMIE  - JTD  ACD - SPIF0 SPIE0  - FOCOA COMOA1	- BODS	SIGRD  - BODSE  ACO - DORD0  Tin Tin  COM0B1	RWWSRE  - PUD JTRF On-Chip D ACI - SPI 0 Da - MSTR0 General Purpo General Purpo General Purpo General Purpo - ter/Counter0 Outp	BLBSET  - WDRF SM2 ebug Register ACIE ata Register CPOL0 see I/O Register 2 see I/O Register 1 out Compare Reg	PGWRT  - BORF SM1 - ACIC - CPHA0  - ister B ister A  CS02	PGERS - IVSEL EXTRF SM0 - ACIS1 - SPR01 - CS01 WGM01	SPMEN  - IVCE PORF SE - ACISO - SPI2XO SPR00  - CS00 WGM00	78/265 53/266 46 261 252 165 163 27 27 107 107 107 106 107
0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43)	Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved OCR0B OCR0A TCNT0 TCCR0B TCCR0A GTCCR	SPMIE  - JTD  ACD - SPIF0 SPIE0  FOCOA COMOA1 TSM	- BODS	SIGRD  - BODSE  ACO - DORDO  Tin Tin  COM0B1	RWWSRE  - PUD  JTRF - On-Chip D  ACI - SPI 0 Da  - MSTR0  General Purpo General Purpo General Purpo General Purpo - Der/Counter0 Out	BLBSET  - WDRF SM2 ebug Register ACIE ata Register CPOL0 see I/O Register 2 see I/O Register 1 out Compare Reg	PGWRT  - BORF SM1 - ACIC - CPHA0  - ister B ister A  CS02	PGERS - IVSEL EXTRF SM0 - ACIS1 - SPR01 - CS01 WGM01 PSR2	SPMEN  IVCE PORF SE  ACISO  SPI2XO SPR00  CS00 WGM00 PSR54310	78/265 53/266 46 261 252 165 165 163 27 27 107 107 107 107 106 107 157
0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x22 (0x42)	Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved OCR0B TCNT0 TCCR0B TCCR0A GTCCR EEARH	SPMIE  - JTD  ACD - SPIF0 SPIE0  - FOCOA COMOA1	- BODS	SIGRD  - BODSE  ACO - DORDO  - Tin Tin  - COMOB1	RWWSRE  - PUD JTRF On-Chip D ACI - SPI 0 Da - MSTR0 General Purpo General Purpo General Purpo General Purpo - ner/Counter0 Outp	BLBSET  - WDRF SM2 - ebug Register ACIE - ata Register - CPOL0 see I/O Register 2 see I/O Register 1 - out Compare Reg out Compare Reg unter0 (8 Bit) WGM02 E	PGWRT  - BORF SM1 - ACIC - CPHA0  - ister B ister A  CS02 CS02	PGERS - IVSEL EXTRF SM0 - ACIS1 - SPR01 - CS01 WGM01	SPMEN  IVCE PORF SE  ACISO  SPI2XO SPR00  CS00 WGM00 PSR54310	78/265 53/266 46 261 252 165 165 163 27 27 107 107 107 107 106 107 157 22
0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4U) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x46) 0x27 (0x47) 0x26 (0x46) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41)	Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved OCROB OCROB TCCROB TCCROB TCCROB GTCCR EEARH EEARL	SPMIE  - JTD  ACD - SPIF0 SPIE0  FOCOA COMOA1 TSM	- BODS	SIGRD  - BODSE  ACO - DORDO  - Tin Tin  - COMOB1	RWWSRE  - PUD  JTRF On-Chip D  ACI - SPI 0 Da  - MSTR0  General Purpo General Purpo General Purpo - ner/Counter0 Outp Timer/Co  - COM0B0 EEPROM Address	BLBSET  - WDRF SM2 - ebug Register ACIE - ata Register - CPOL0 see I/O Register 2 see I/O Register 1 - cout Compare Reg out Co	PGWRT  - BORF SM1 - ACIC - CPHA0  - ister B ister A  CS02 CS02	PGERS - IVSEL EXTRF SM0 - ACIS1 - SPR01 - CS01 WGM01 PSR2	SPMEN  IVCE PORF SE  ACISO  SPI2XO SPR00  CS00 WGM00 PSR54310	78/265 53/266 46 261 252 165 165 163 27 27 107 107 107 107 106 107 157 22 22
0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x46) 0x27 (0x47) 0x26 (0x48) 0x27 (0x47)	Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved OCROB OCROB TCCROB TCCROB TCCROB TCCROB EEARH EEARL	SPMIE  - JTD  ACD - SPIF0 SPIE0  - FOCOA COMOA1 TSM	- BODS	SIGRD  - BODSE  ACO - DORDO  - Tin Tin  - COM0B1	RWWSRE  - PUD  JTRF On-Chip D  ACI - SPI 0 Da  - MSTR0 General Purpo General Purpo General Purpo - ner/Counter0 Outp Timer/Co - COM0B0 - COM0B0 - EEPROM Addres	BLBSET  - WDRF SM2 - ebug Register ACIE - ata Register - CPOL0 see I/O Register 2 see I/O Register 1 - cout Compare Reg out Co	PGWRT  - BORF SM1 - ACIC - CPHA0  - ister B ister A  CS02 EEPROM Address yte	PGERS - IVSEL EXTRF SM0 - ACIS1 - SPR01 - CS01 WGM01 PSR2 s Register High By	SPMEN  IVCE PORF SE  ACISO SPI2XO SPR00  CS00 WGM00 PSR54310 /te	78/265 53/266 46 261 252 165 165 163 27 27 107 107 107 107 106 107 157 22 22 22
0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4U) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x20 (0x47) 0x26 (0x46) 0x21 (0x41) 0x21 (0x41) 0x22 (0x42) 0x21 (0x41) 0x20 (0x40) 0x1F (0x3F)	Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved OCR0B OCR0A TCNT0 TCCR0B GTCCR EEARH EEARL EEDR EECR	SPMIE  - JTD  ACD - SPIF0 SPIE0  FOCOA COMOA1 TSM	- BODS	SIGRD  - BODSE  ACO - DORDO  - Tin Tin  - COMOB1	RWWSRE  - PUD  JTRF On-Chip D  ACI - SPI 0 Da  - MSTR0 General Purpo General Purpo General Purpo - Der/Counter0 Outpon/Counter0 Outpon/Coutpon/Counter0 Outpon/Counter0 Outpon/Counter0 Outpon/Counter0 Ou	BLBSET  - WDRF SM2 - ebug Register ACIE - ata Register - CPOL0 see I/O Register 2 see I/O Register 1 - cout Compare Reg out Co	PGWRT  - BORF SM1 - ACIC - CPHA0  - ister B ister A  CS02 CS02	PGERS - IVSEL EXTRF SM0 - ACIS1 - SPR01 - CS01 WGM01 PSR2	SPMEN  IVCE PORF SE  ACISO  SPI2XO SPR00  CS00 WGM00 PSR54310	78/265 53/266 46  261 252  165 166 163 27 27  107 107 107 107 22 22 22 23
0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4A) 0x29 (0x4A) 0x29 (0x47) 0x26 (0x4C) 0x26 (0x4C) 0x27 (0x47) 0x26 (0x4C) 0x27 (0x47) 0x26 (0x4C) 0x21 (0x4T) 0x21 (0x4T) 0x22 (0x4C) 0x21 (0x4T) 0x21 (0x4T) 0x21 (0x4T) 0x21 (0x4T)	Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved OCR0B OCR0A TCNT0 TCCR0B TCCR0A GTCCR EEARH EEARL EEDR EECR GPIOR0	SPMIE  - JTD ACD - SPIFO SPIEO  FOCOA COMOA1 TSM	- ACBG - COMOAO	SIGRD  - BODSE ACO - DORDO  - Tin Tin - COM0B1 EEPM1	RWWSRE  - PUD  JTRF On-Chip D  ACI - SPI 0 Da  - MSTR0 General Purpo General Purpo General Purpo - Der/Counter0 Outpon/Counter0 Outpon/Coutpon/Counter0 Outpon/Counter0 Outpon/Counter0 Outpon/Counter0 Ou	BLBSET  - WDRF SM2 - ebug Register ACIE - ata Register - CPOL0 see I/O Register 2 see I/O Register 1 - cout Compare Reg out Co	PGWRT  BORF SM1 ACIC CPHA0  - ister B ister A  CS02 EPROM Addres	PGERS  - IVSEL EXTRF SM0 - ACIS1 - SPR01  - SPR01  CS01 WGM01 PSR2 s Register High B	SPMEN  IVCE PORF SE  ACISO SPI2XO SPR00  CS00 WGM00 PSR54310 /te  EERE	78/265 53/266 46 261 252 165 165 163 27 27 107 107 107 22 22 22 22 23 28
0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4U) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x20 (0x47) 0x26 (0x46) 0x21 (0x41) 0x21 (0x41) 0x22 (0x42) 0x21 (0x41) 0x20 (0x40) 0x1F (0x3F)	Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved OCR0B OCR0A TCNT0 TCCR0B GTCCR EEARH EEARL EEDR EECR	SPMIE  - JTD  ACD - SPIF0 SPIE0  - FOCOA COMOA1 TSM	- BODS	SIGRD  - BODSE  ACO - DORDO  - Tin Tin  - COM0B1	RWWSRE  - PUD  JTRF On-Chip D  ACI - SPI 0 Da  - MSTR0 General Purpo General Purpo General Purpo - Der/Counter0 Outpon/Counter0 Outpon/Coutpon/Counter0 Outpon/Counter0 Outpon/Counter0 Outpon/Counter0 Ou	BLBSET  - WDRF SM2 - ebug Register ACIE - ata Register - CPOL0 see I/O Register 2 see I/O Register 1 - cout Compare Reg out Co	PGWRT  - BORF SM1 - ACIC - CPHA0  - ister B ister A  CS02 EEPROM Address yte	PGERS - IVSEL EXTRF SM0 - ACIS1 - SPR01 - CS01 WGM01 PSR2 s Register High By	SPMEN  IVCE PORF SE  ACISO  SPI2XO SPR00  CS00 WGM00 PSR54310 /te	78/265 53/266 46  261 252  165 166 163 27 27  107 107 107 107 22 22 22 23

# ATmega164P/324P/644P

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
0x1B (0x3B)	PCIFR	-	-	-	-	PCIF3	PCIF2	PCIF1	PCIF0	68
0x1A (0x3A)	Reserved	-	-	-	-	-	-	-	-	
0x19 (0x39)	Reserved	-	-	-	-	-	-	-	-	
0x18 (0x38)	Reserved	-	-	-	-	-	-	-	-	
0x17 (0x37)	TIFR2	-	-	-	-	-	OCF2b	OCF2A	TOV2	156
0x16 (0x36)	TIFR1	-	-	ICF1	-	-	OCF1B	OCF1A	TOV1	136
0x15 (0x35)	TIFR0	-	-	-	-	-	OCF0B	OCF0A	TOV0	108
0x14 (0x34)	Reserved	-	-	-	-	-	-	-	-	
0x13 (0x33)	Reserved	-	-	-	-	-	-	-	-	
0x12 (0x32)	Reserved	-	-	-	-	-	-	-	-	
0x11 (0x31)	Reserved	-	-	-	-	-	-	-	-	
0x10 (0x30)	Reserved	-	-	-	-	-	-	-	-	
0x0F (0x2F)	Reserved	-	-	-	-	-	-	-	-	
0x0E (0x2E)	Reserved	-	-	-	-	-	-	-	-	
0x0D (0x2D)	Reserved	-	-	-	-	-	-	-	-	
0x0C (0x2C)	Reserved	-	-	-	-	-	-	-	-	
0x0B (0x2B)	PORTD	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0	91
0x0A (0x2A)	DDRD	DDD7	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	91
0x09 (0x29)	PIND	PIND7	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0	91
0x08 (0x28)	PORTC	PORTC7	PORTC6	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0	90
0x07 (0x27)	DDRC	DDC7	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0	90
0x06 (0x26)	PINC	PINC7	PINC6	PINC5	PINC4	PINC3	PINC2	PINC1	PINC0	91
0x05 (0x25)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	90
0x04 (0x24)	DDRB	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	90
0x03 (0x23)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	90
0x02 (0x22)	PORTA	PORTA7	PORTA6	PORTA5	PORTA4	PORTA3	PORTA2	PORTA1	PORTA0	90
0x01 (0x21)	DDRA	DDA7	DDA6	DDA5	DDA4	DDA3	DDA2	DDA1	DDA0	90
0x00 (0x20)	PINA	PINA7	PINA6	PINA5	PINA4	PINA3	PINA2	PINA1	PINA0	90

Notes: 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.

- 2. I/O registers within the address range \$00 \$1F are directly bit-accessible using the SBI and CBI instructions. In these registers, the value of single bits can be checked by using the SBIS and SBIC instructions.
- 3. Some of the status flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers 0x00 to 0x1F only.
- 4. When using the I/O specific commands IN and OUT, the I/O addresses \$00 \$3F must be used. When addressing I/O registers as data space using LD and ST instructions, \$20 must be added to these addresses. The ATmega164P/324P/644P is a complex microcontroller with more peripheral units than can be supported within the 64 location reserved in Opcode for the IN and OUT instructions. For the Extended I/O space from \$60 \$FF, only the ST/STS/STD and LD/LDS/LDD instructions can be used.





# 5. Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clocks
ARITHMETIC AND L	OGIC INSTRUCTIONS	·	·		
ADD	Rd, Rr	Add two Registers	$Rd \leftarrow Rd + Rr$	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
ADIW	Rdl,K	Add Immediate to Word	Rdh:Rdl ← Rdh:Rdl + K	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	Rd ← Rd - Rr	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	Rd ← Rd - K	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry two Registers	$Rd \leftarrow Rd - Rr - C$	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	$Rd \leftarrow Rd - K - C$	Z,C,N,V,H	1
SBIW	Rdl,K	Subtract Immediate from Word	Rdh:Rdl ← Rdh:Rdl - K	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	Rd ← Rd • Rr	Z,N,V	1
ANDI	Rd, K	Logical AND Register and Constant	Rd ← Rd • K	Z,N,V	1
OR	Rd, Rr	Logical OR Registers	Rd ← Rd v Rr	Z,N,V	1
ORI	Rd, K	Logical OR Register and Constant	$Rd \leftarrow Rd v K$	Z,N,V	1
EOR	Rd, Rr	Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$	Z,N,V	1
COM	Rd	One's Complement	$Rd \leftarrow 0xFF - Rd$	Z,C,N,V	1
NEG	Rd	Two's Complement	Rd ← 0x00 – Rd	Z,C,N,V,H	1
SBR	Rd,K	Set Bit(s) in Register	$Rd \leftarrow Rd v K$	Z,N,V	1
CBR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (0xFF - K)$	Z,N,V	1
INC	Rd	Increment	Rd ← Rd + 1	Z,N,V	1
DEC	Rd	Decrement	Rd ← Rd – 1	Z,N,V	1
TST	Rd	Test for Zero or Minus	Rd ← Rd • Rd	Z,N,V	1
CLR	Rd	Clear Register	Rd ← Rd ⊕ Rd	Z,N,V	1
SER	Rd	Set Register	Rd ← 0xFF	None	1
MUL	Rd, Rr	Multiply Unsigned	R1:R0 ← Rd x Rr	Z,C	2
MULS	Rd, Rr	Multiply Signed	R1:R0 ← Rd x Rr	Z,C Z,C	2
MULSU	Rd, Rr	Multiply Signed with Unsigned	R1:R0 $\leftarrow$ Rd x Rr R1:R0 $\leftarrow$ (Rd x Rr) $<<$ 1	Z,C Z,C	2
FMUL FMULS	Rd, Rr Rd, Rr	Fractional Multiply Unsigned Fractional Multiply Signed	R1:R0 $\leftarrow$ (Rd x Rr) $<<$ 1	Z,C Z,C	2
FMULSU	Rd, Rr	Fractional Multiply Signed Fractional Multiply Signed with Unsigned	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
BRANCH INSTRUCT	, , , , , , , , , , , , , , , , , , ,	ractional withinpry Signed with Onsigned	N1.N0 ← (Nu x Ni) < 1	2,0	۷
RJMP	k	Relative Jump	PC ← PC + k + 1	None	2
IJMP		Indirect Jump to (Z)	PC ← Z	None	2
JMP	k	Direct Jump	PC ← k	None	3
RCALL	k	Relative Subroutine Call	PC ← PC + k + 1	None	4
ICALL		Indirect Call to (Z)	PC ← Z	None	4
CALL	k	Direct Subroutine Call	PC ← k	None	5
RET		Subroutine Return	PC ← STACK	None	5
RETI		Interrupt Return	PC ← STACK	1	5
CPSE	Rd,Rr	Compare, Skip if Equal	if (Rd = Rr) PC ← PC + 2 or 3	None	1/2/3
CP	Rd,Rr	Compare	Rd – Rr	Z, N,V,C,H	1
CPC	Rd,Rr	Compare with Carry	Rd – Rr – C	Z, N,V,C,H	1
CPI	Rd,K	Compare Register with Immediate	Rd – K	Z, N,V,C,H	1
SBRC	Rr, b	Skip if Bit in Register Cleared	if (Rr(b)=0) PC ← PC + 2 or 3	None	1/2/3
SBRS	Rr, b	Skip if Bit in Register is Set	if $(Rr(b)=1) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
SBIC	P, b	Skip if Bit in I/O Register Cleared	if (P(b)=0) PC ← PC + 2 or 3	None	1/2/3
SBIS	P, b	Skip if Bit in I/O Register is Set	if (P(b)=1) PC ← PC + 2 or 3	None	1/2/3
BRBS	s, k	Branch if Status Flag Set	if $(SREG(s) = 1)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRBC	s, k	Branch if Status Flag Cleared	if $(SREG(s) = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BREQ	k	Branch if Equal	if (Z = 1) then PC ← PC + k + 1	None	1/2
BRNE	k	Branch if Not Equal	if $(Z = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRCS	k	Branch if Carry Set	if (C = 1) then PC ← PC + k + 1	None	1/2
BRCC	k	Branch if Carry Cleared	if (C = 0) then PC ← PC + k + 1	None	1/2
BRSH	k	Branch if Same or Higher	if (C = 0) then PC ← PC + k + 1	None	1/2
BRLO	k	Branch if Lower	if (C = 1) then PC ← PC + k + 1	None	1/2
BRMI	k	Branch if Minus	if (N = 1) then PC ← PC + k + 1	None	1/2
BRPL	k	Branch if Plus	if (N = 0) then PC ← PC + k + 1	None	1/2
BRGE	k	Branch if Greater or Equal, Signed	if (N ⊕ V= 0) then PC ← PC + k + 1	None	1/2
BRLT	k	Branch if Less Than Zero, Signed	if (N ⊕ V= 1) then PC ← PC + k + 1	None	1/2
BRHS	k	Branch if Half Carry Flag Set	if (H = 1) then PC ← PC + k + 1	None	1/2
BRHC	k	Branch if Half Carry Flag Cleared	if (H = 0) then PC ← PC + k + 1	None	1/2
BRTS	k	Branch if T Flag Set	if (T = 1) then PC ← PC + k + 1	None	1/2
BRTC	k	Branch if T Flag Cleared	if (T = 0) then PC ← PC + k + 1	None	1/2
BRVS	k	Branch if Overflow Flag is Set	if $(V = 1)$ then $PC \leftarrow PC + k + 1$	None	1/2

# ATmega164P/324P/644P

Mnemonics	Operands	Description	Operation	Flags	#Clocks
BRVC	k	Branch if Overflow Flag is Cleared	if $(V = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRIE	k	Branch if Interrupt Enabled	if ( I = 1) then PC ← PC + k + 1	None	1/2
BRID	k	Branch if Interrupt Disabled	if ( I = 0) then PC ← PC + k + 1	None	1/2
BIT AND BIT-TEST	INSTRUCTIONS				
SBI	P,b	Set Bit in I/O Register	I/O(P,b) ← 1	None	2
CBI	P,b	Clear Bit in I/O Register	I/O(P,b) ← 0	None	2
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1
LSR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1
ROL	Rd	Rotate Left Through Carry	$Rd(0)\leftarrow C,Rd(n+1)\leftarrow Rd(n),C\leftarrow Rd(7)$	Z,C,N,V	1
ROR	Rd	Rotate Right Through Carry	$Rd(7)\leftarrow C,Rd(n)\leftarrow Rd(n+1),C\leftarrow Rd(0)$	Z,C,N,V	1
ASR	Rd	Arithmetic Shift Right	$Rd(n) \leftarrow Rd(n+1), n=06$	Z,C,N,V	1
SWAP	Rd	Swap Nibbles	Rd(30)←Rd(74),Rd(74)←Rd(30)	None	1
BSET	S	Flag Set	SREG(s) ← 1	SREG(s)	1
BCLR	s	Flag Clear	SREG(s) ← 0	SREG(s)	1
BST	Rr, b	Bit Store from Register to T	$T \leftarrow Rr(b)$	T	1
BLD	Rd, b	Bit load from T to Register	$Rd(b) \leftarrow T$	None	1
SEC		Set Carry	C ← 1	С	1
CLC		Clear Carry	C ← 0	С	1
SEN		Set Negative Flag	N ← 1	N	1
CLN		Clear Negative Flag	N ← 0	N	1
SEZ	<u> </u>	Set Zero Flag	Z ← 1	Z	1
CLZ		Clear Zero Flag	Z ← 0	Z	1
SEI		Global Interrupt Enable	I ← 1	ı	1
CLI		Global Interrupt Disable	1 ← 0	1	1
SES		Set Signed Test Flag	S ← 1	S	1
CLS		Clear Signed Test Flag	S ← 0	S	1
SEV		Set Twos Complement Overflow.	V ← 1	V	1
CLV		Clear Twos Complement Overflow	V ← 0	V	1
SET		Set T in SREG	T ← 1	Т	1
CLT		Clear T in SREG	T ← 0	T	1
SEH		Set Half Carry Flag in SREG	H←1	H	1
CLH		Clear Half Carry Flag in SREG	H ← 0	Н	1
DATA TRANSFER I		I., 5. 5	I su s		1 ,
MOV	Rd, Rr	Move Between Registers	Rd ← Rr Rd+1:Rd ← Rr+1:Rr	None	1
MOVW	Rd, Rr	Copy Register Word		None	1
LDI	Rd, K	Load Immediate	Rd ← K	None	1
LD	Rd, X	Load Indirect	Rd ← (X)	None	2
I.D.	D-L V		$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
LD	Rd, X+	Load Indirect and Pro Pos	V . V .1 Dd . (V)		0
LD	Rd, - X	Load Indirect and Pre-Dec.	$X \leftarrow X - 1$ , $Rd \leftarrow (X)$	None	2
LD LD	Rd, - X Rd, Y	Load Indirect and Pre-Dec. Load Indirect	$Rd \leftarrow (Y)$	None None	2
LD LD LD	Rd, - X Rd, Y Rd, Y+	Load Indirect and Pre-Dec.  Load Indirect  Load Indirect and Post-Inc.	$Rd \leftarrow (Y)$ $Rd \leftarrow (Y), Y \leftarrow Y + 1$	None None None	2 2
LD LD LD	Rd, - X Rd, Y Rd, Y+ Rd, - Y	Load Indirect and Pre-Dec. Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec.	$Rd \leftarrow (Y)$ $Rd \leftarrow (Y), Y \leftarrow Y + 1$ $Y \leftarrow Y - 1, Rd \leftarrow (Y)$	None None None	2 2 2
LD LD LD LD	Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd,Y+q	Load Indirect and Pre-Dec. Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement	$Rd \leftarrow (Y)$ $Rd \leftarrow (Y), Y \leftarrow Y + 1$ $Y \leftarrow Y - 1, Rd \leftarrow (Y)$ $Rd \leftarrow (Y + q)$	None None None None None	2 2 2 2
LD LD LD LD LD LD LD LD	Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd, Y+q Rd, Z	Load Indirect and Pre-Dec. Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect	$Rd \leftarrow (Y)$ $Rd \leftarrow (Y), Y \leftarrow Y + 1$ $Y \leftarrow Y - 1, Rd \leftarrow (Y)$ $Rd \leftarrow (Y + q)$ $Rd \leftarrow (Z)$	None None None None None None None	2 2 2 2 2
LD	Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd,Y+q Rd, Z Rd, Z+	Load Indirect and Pre-Dec. Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc.	$Rd \leftarrow (Y)$ $Rd \leftarrow (Y), Y \leftarrow Y + 1$ $Y \leftarrow Y - 1, Rd \leftarrow (Y)$ $Rd \leftarrow (Y + q)$ $Rd \leftarrow (Z)$ $Rd \leftarrow (Z), Z \leftarrow Z + 1$	None None None None None None None None	2 2 2 2 2 2 2
LD	Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd, Y+q Rd, Z Rd, Z+ Rd, -Z	Load Indirect and Pre-Dec. Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec.	$Rd \leftarrow (Y)$ $Rd \leftarrow (Y), Y \leftarrow Y + 1$ $Y \leftarrow Y - 1, Rd \leftarrow (Y)$ $Rd \leftarrow (Y + q)$ $Rd \leftarrow (Z)$ $Rd \leftarrow (Z), Z \leftarrow Z + 1$ $Z \leftarrow Z - 1, Rd \leftarrow (Z)$	None None None None None None None None	2 2 2 2 2 2 2 2
LD L	Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd, Y+q Rd, Z Rd, Z+ Rd, Z- Rd, Z- Rd, Z+q	Load Indirect and Pre-Dec. Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect with Displacement	$Rd \leftarrow (Y)$ $Rd \leftarrow (Y), Y \leftarrow Y + 1$ $Y \leftarrow Y - 1, Rd \leftarrow (Y)$ $Rd \leftarrow (Y + q)$ $Rd \leftarrow (Z)$ $Rd \leftarrow (Z), Z \leftarrow Z + 1$ $Z \leftarrow Z - 1, Rd \leftarrow (Z)$ $Rd \leftarrow (Z + q)$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2
LD L	Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd, Y+q Rd, Z Rd, Z+ Rd, Z- Rd, Z+ Rd, Z+ Rd, K	Load Indirect and Pre-Dec. Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect with Displacement Load Direct from SRAM	$Rd \leftarrow (Y)$ $Rd \leftarrow (Y), Y \leftarrow Y + 1$ $Y \leftarrow Y - 1, Rd \leftarrow (Y)$ $Rd \leftarrow (Y + q)$ $Rd \leftarrow (Z)$ $Rd \leftarrow (Z), Z \leftarrow Z + 1$ $Z \leftarrow Z - 1, Rd \leftarrow (Z)$ $Rd \leftarrow (Z + q)$ $Rd \leftarrow (K + q)$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2
LD ST	Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd, Y+q Rd, Z Rd, Z+ Rd, Z- Rd, Z+ Rd, Z+ Rd, X+q Rd, k X, Rr	Load Indirect and Pre-Dec. Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect with Displacement Load Direct from SRAM Store Indirect	$Rd \leftarrow (Y)$ $Rd \leftarrow (Y), Y \leftarrow Y + 1$ $Y \leftarrow Y - 1, Rd \leftarrow (Y)$ $Rd \leftarrow (Y + q)$ $Rd \leftarrow (Z)$ $Rd \leftarrow (Z), Z \leftarrow Z + 1$ $Z \leftarrow Z - 1, Rd \leftarrow (Z)$ $Rd \leftarrow (Z + q)$ $Rd \leftarrow (X + q)$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD ST	Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd, Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+ Rd, -Z Rd, X+q Rd, k X, Rr X+, Rr	Load Indirect and Pre-Dec. Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc.	$Rd \leftarrow (Y)$ $Rd \leftarrow (Y), Y \leftarrow Y + 1$ $Y \leftarrow Y - 1, Rd \leftarrow (Y)$ $Rd \leftarrow (Y + q)$ $Rd \leftarrow (Z)$ $Rd \leftarrow (Z), Z \leftarrow Z + 1$ $Z \leftarrow Z - 1, Rd \leftarrow (Z)$ $Rd \leftarrow (Z + q)$ $Rd \leftarrow (X + q)$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD ST ST	Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd, Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+ Rd, -Z Rd, K X, Rr X+, Rr - X, Rr	Load Indirect and Pre-Dec. Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect Load Indirect Load Indirect and Post-Inc. Load Indirect with Displacement Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec.	$Rd \leftarrow (Y)$ $Rd \leftarrow (Y), Y \leftarrow Y + 1$ $Y \leftarrow Y - 1, Rd \leftarrow (Y)$ $Rd \leftarrow (Y + q)$ $Rd \leftarrow (Z)$ $Rd \leftarrow (Z), Z \leftarrow Z + 1$ $Z \leftarrow Z - 1, Rd \leftarrow (Z)$ $Rd \leftarrow (Z + q)$ $Rd \leftarrow (K + q)$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD LD LD LD LD LD LD LD LD ST ST ST	Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd,Y+q Rd, Z Rd, Z+ Rd, Z- Rd, Z+ Rd, Z- Rd, X+ Rd, - Z Rd, X+ Rd, - Z Rd, X+ Rd, - Z Rd, X+ Rd, X, Rr X+, Rr - X, Rr Y, Rr	Load Indirect and Pre-Dec. Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect Load Indirect Load Indirect and Post-Inc. Load Indirect with Displacement Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect Store Indirect and Pre-Dec.	$Rd \leftarrow (Y)$ $Rd \leftarrow (Y), Y \leftarrow Y + 1$ $Y \leftarrow Y - 1, Rd \leftarrow (Y)$ $Rd \leftarrow (Y + q)$ $Rd \leftarrow (Z)$ $Rd \leftarrow (Z), Z \leftarrow Z + 1$ $Z \leftarrow Z - 1, Rd \leftarrow (Z)$ $Rd \leftarrow (Z + q)$ $Rd \leftarrow (K + q)$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD LD LD LD LD LD LD LD ST ST ST ST	Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd, Y+q Rd, Z Rd, Z+ Rd, Z- Rd, Z+R, Z- Rd, Z+q Rd, K X, Rr X+, Rr - X, Rr Y+, Rr	Load Indirect and Pre-Dec. Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec.	$ \begin{array}{c} Rd \leftarrow (Y) \\ Rd \leftarrow (Y), \ Y \leftarrow Y + 1 \\ Y \leftarrow Y \cdot 1, \ Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z), \ Z \leftarrow Z + 1 \\ Z \leftarrow Z \cdot 1, \ Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (X + q$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD  LD  LD  LD  LD  LD  LD  LD  LD  LS  ST  ST  ST  ST	Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd, Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr X+, Rr - X, Rr Y+, Rr - Y, Rr	Load Indirect and Pre-Dec. Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect Store Indirect Store Indirect Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Post-Inc.	$Rd \leftarrow (Y)$ $Rd \leftarrow (Y), Y \leftarrow Y + 1$ $Y \leftarrow Y \cdot 1, Rd \leftarrow (Y)$ $Rd \leftarrow (Y + q)$ $Rd \leftarrow (Z), Z \leftarrow Z + 1$ $Z \leftarrow Z \cdot 1, Rd \leftarrow (Z)$ $Rd \leftarrow (Z + q)$ $Rd \leftarrow (X + $	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD  LD  LD  LD  LD  LD  LD  LD  LD  LS  ST  ST  ST  ST  STD	Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd, Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr X+, Rr - X, Rr Y+, Rr - Y, Rr Y+q, Rr	Load Indirect and Pre-Dec. Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect ship Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect Store Indirect Store Indirect Store Indirect Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec.	$Rd \leftarrow (Y)$ $Rd \leftarrow (Y), Y \leftarrow Y + 1$ $Y \leftarrow Y \cdot 1, Rd \leftarrow (Y)$ $Rd \leftarrow (Y + q)$ $Rd \leftarrow (Z)$ $Rd \leftarrow (Z), Z \leftarrow Z + 1$ $Z \leftarrow Z \cdot 1, Rd \leftarrow (Z)$ $Rd \leftarrow (Z + q)$ $Rd \leftarrow (X + q)$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD  LD  LD  LD  LD  LD  LD  LD  LD  LS  ST  ST  ST  ST  ST  ST  ST  ST  ST	Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd, Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr X+, Rr - X, Rr Y+, Rr - Y, Rr Y+q, Rr Z, Rr	Load Indirect and Pre-Dec. Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect	$Rd \leftarrow (Y)$ $Rd \leftarrow (Y), Y \leftarrow Y + 1$ $Y \leftarrow Y - 1, Rd \leftarrow (Y)$ $Rd \leftarrow (Y + q)$ $Rd \leftarrow (Z)$ $Rd \leftarrow (Z), Z \leftarrow Z + 1$ $Z \leftarrow Z - 1, Rd \leftarrow (Z)$ $Rd \leftarrow (Z + q)$ $Rd \leftarrow (X + q)$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD	Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd, Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr X+, Rr - X, Rr Y+, Rr - Y, Rr Y+q,Rr Z, Rr Z+, Rr Z+, Rr Z+, Rr	Load Indirect and Pre-Dec. Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect	$Rd \leftarrow (Y)$ $Rd \leftarrow (Y), Y \leftarrow Y + 1$ $Y \leftarrow Y - 1, Rd \leftarrow (Y)$ $Rd \leftarrow (Y + q)$ $Rd \leftarrow (Z)$ $Rd \leftarrow (Z), Z \leftarrow Z + 1$ $Z \leftarrow Z - 1, Rd \leftarrow (Z)$ $Rd \leftarrow (Z + q)$ $Rd \leftarrow (X + q)$ $Rd \leftarrow (Y + q)$ $Rd \leftarrow (X + q)$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD	Rd, - X Rd, Y Rd, Y+ Rd, -Y Rd, Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr X+, Rr - X, Rr Y+, Rr - Y, Rr Y+q, Rr Z, Rr Z+, Rr	Load Indirect and Pre-Dec. Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect Store Indirect solutions and Pre-Dec. Store Indirect solutions and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect solutions and Pre-Dec. Store Indirect and Pre-Dec.	$Rd \leftarrow (Y)$ $Rd \leftarrow (Y), Y \leftarrow Y + 1$ $Y \leftarrow Y - 1, Rd \leftarrow (Y)$ $Rd \leftarrow (Y + q)$ $Rd \leftarrow (Z)$ $Rd \leftarrow (Z), Z \leftarrow Z + 1$ $Z \leftarrow Z - 1, Rd \leftarrow (Z)$ $Rd \leftarrow (Z + q)$ $Rd \leftarrow (X + q)$ $Rd \leftarrow (Y + q)$ $Rd \leftarrow (X + q)$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD	Rd, - X Rd, Y Rd, Y+ Rd, -Y Rd, Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr X+, Rr - X, Rr Y+, Rr - Y, Rr Y+q,Rr Z, Rr Z+q,Rr Z+q,Rr Z+q,Rr	Load Indirect and Pre-Dec. Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect Store Indirect and Pre-Dec. Store Indirect Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect and Post-Inc. Store Indirect and Post-Inc.	$Rd \leftarrow (Y)$ $Rd \leftarrow (Y), Y \leftarrow Y + 1$ $Y \leftarrow Y - 1, Rd \leftarrow (Y)$ $Rd \leftarrow (Y + q)$ $Rd \leftarrow (Z)$ $Rd \leftarrow (Z), Z \leftarrow Z + 1$ $Z \leftarrow Z - 1, Rd \leftarrow (Z)$ $Rd \leftarrow (Z + q)$ $Rd \leftarrow (X + q)$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD	Rd, - X Rd, Y Rd, Y+ Rd, -Y Rd, Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr X+, Rr - X, Rr Y+, Rr - Y, Rr Y+q, Rr Z, Rr Z+, Rr	Load Indirect and Pre-Dec. Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect Store Indirect Store Indirect Store Indirect Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec.	$Rd \leftarrow (Y)$ $Rd \leftarrow (Y), Y \leftarrow Y + 1$ $Y \leftarrow Y - 1, Rd \leftarrow (Y)$ $Rd \leftarrow (Y + q)$ $Rd \leftarrow (Z)$ $Rd \leftarrow (Z), Z \leftarrow Z + 1$ $Z \leftarrow Z - 1, Rd \leftarrow (Z)$ $Rd \leftarrow (Z + q)$ $Rd \leftarrow (K + q)$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD	Rd, - X Rd, Y Rd, Y+ Rd, -Y Rd, Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr X+, Rr - X, Rr Y, Rr Y+, Rr - Y, Rr Z+q,Rr Z+q,Rr K, Rr Z+q,Rr K, Rr	Load Indirect and Pre-Dec. Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect and Pre-Dec.	$Rd \leftarrow (Y)$ $Rd \leftarrow (Y), Y \leftarrow Y + 1$ $Y \leftarrow Y - 1, Rd \leftarrow (Y)$ $Rd \leftarrow (Y + q)$ $Rd \leftarrow (Z)$ $Rd \leftarrow (Z), Z \leftarrow Z + 1$ $Z \leftarrow Z - 1, Rd \leftarrow (Z)$ $Rd \leftarrow (Z + q)$ $Rd \leftarrow (K + q)$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD	Rd, - X Rd, Y Rd, Y+ Rd, -Y Rd, Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr X+, Rr - X, Rr Y, Rr Y+q, Rr Z+q, Rr Rd, Z	Load Indirect and Pre-Dec. Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect and Pre-Dec. Store Indirect Store Indirect with Displacement Store Direct to SRAM Load Program Memory Load Program Memory	$ \begin{array}{c} Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (K) \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y + q) \leftarrow Rr \\ (Z) \leftarrow Rr \\ (Z + q) \leftarrow Rr \\ (K) \leftarrow Rr $	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD	Rd, - X Rd, Y Rd, Y+ Rd, -Y Rd, Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr X+, Rr - X, Rr Y, Rr Y+, Rr - Y, Rr Z+q,Rr Z+q,Rr K, Rr Z+q,Rr K, Rr	Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect Load Indirect Load Indirect and Post-Inc. Load Indirect with Displacement Load Direct from SRAM Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect sith Displacement Store Indirect and Pre-Dec. Store Indirect sith Displacement Store Direct to SRAM Load Program Memory Load Program Memory Load Program Memory and Post-Inc	$\begin{array}{c} Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y \cdot 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z \cdot 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z \cdot 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (K) \\ (X) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y + q) \leftarrow Rr \\ (Z) \leftarrow Rr \\ (Z)$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD	Rd, - X Rd, Y Rd, Y+ Rd, -Y Rd, Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr X+, Rr - X, Rr Y, Rr Y+q, Rr Z+q, Rr Rd, Z	Load Indirect and Pre-Dec. Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect and Pre-Dec. Store Indirect Store Indirect with Displacement Store Direct to SRAM Load Program Memory Load Program Memory	$ \begin{array}{c} Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (K) \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y + q) \leftarrow Rr \\ (Z) \leftarrow Rr \\ (Z + q) \leftarrow Rr \\ (K) \leftarrow Rr $	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2





Mnemonics	Operands	Description	Operation	Flags	#Clocks
SPM		Store Program Memory	(Z) ← R1:R0	None	-
IN	Rd, P	In Port	$Rd \leftarrow P$	None	1
OUT	P, Rr	Out Port	P ← Rr	None	1
PUSH	Rr	Push Register on Stack	STACK ← Rr	None	2
POP	Rd	Pop Register from Stack	Rd ← STACK	None	2
MCU CONTROL INS	STRUCTIONS				
NOP		No Operation		None	1
SLEEP		Sleep	(see specific descr. for Sleep function)	None	1
WDR		Watchdog Reset	(see specific descr. for WDR/timer)	None	1
BREAK		Break	For On-chip Debug Only	None	N/A

# **Ordering Information**

#### 6.1 ATmega164P

Speed (MHz) <sup>(3)</sup>	Power Supply	Ordering Code	Package <sup>(1)</sup>	Operational Range
10	1.8 - 5.5V	ATmega164PV-10AU <sup>(2)</sup> ATmega164PV-10PU <sup>(2)</sup> ATmega164PV-10MU <sup>(2)</sup>	44A 40P6 44M1	Industrial (-40°C to 85°C)
20	2.7 - 5.5V	ATmega164P-20AU <sup>(2)</sup> ATmega164P-20PU <sup>(2)</sup> ATmega164P-20MU <sup>(2)</sup>	44A 40P6 44M1	Industrial (-40°C to 85°C)

- Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
  - 2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
  - 3. For Speed vs.  $V_{CC}$  see "Maximum speed vs.  $V_{CC}$ " on page 323.

	Package Type					
44A	44-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)					
40P6	40-pin, 0.600" Wide, Plastic Dual Inline Package (PDIP)					
44M1	44-pad, 7 x 7 x 1.0 mm body, lead pitch 0.50 mm, Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)					





#### 6.2 ATmega324P

Speed (MHz) <sup>(3)</sup>	Power Supply	Ordering Code	Package <sup>(1)</sup>	Operational Range
		ATmega324PV-10AU <sup>(2)</sup>	44A	la desatria l
10	1.8 - 5.5V	ATmega324PV-10PU <sup>(2)</sup>	40P6	Industrial (-40°C to 85°C)
		ATmega324PV-10MU <sup>(2)</sup>	44M1	(-40 0 10 03 0)
	2.7 - 5.5V	ATmega324P-20AU <sup>(2)</sup>	44A	
20		ATmega324P-20PU <sup>(2)</sup>	40P6	Industrial (-40°C to 85°C)
		ATmega324P-20MU <sup>(2)</sup>	44M1	(-40 0 10 03 0)

- Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
  - 2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
  - 3. For Speed vs.  $V_{CC}$  see "Maximum speed vs.  $V_{CC}$ " on page 323.

	Package Type
44A	44-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)
40P6	40-pin, 0.600" Wide, Plastic Dual Inline Package (PDIP)
44M1	44-pad, 7 x 7 x 1.0 mm body, lead pitch 0.50 mm, Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)

#### ATmega644P 6.3

Speed (MHz) <sup>(3)</sup>	Power Supply	Ordering Code	Package <sup>(1)</sup>	Operational Range
10	1.8 - 5.5V	ATmega644PV-10AU <sup>(2)</sup> ATmega644PV-10PU <sup>(2)</sup> ATmega644PV-10MU <sup>(2)</sup>	44A 40P6 44M1	Industrial (-40°C to 85°C)
20	2.7 - 5.5V	ATmega644P-20AU <sup>(2)</sup> ATmega644P-20PU <sup>(2)</sup> ATmega644P-20MU <sup>(2)</sup>	44A 40P6 44M1	Industrial (-40°C to 85°C)

- Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
  - 2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
  - 3. For Speed vs.  $\rm V_{\rm CC}$  see "Maximum speed vs.  $\rm V_{\rm CC}$  on page 323.


Package Type		
44A	44-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)	
40P6	40-pin, 0.600" Wide, Plastic Dual Inline Package (PDIP)	
44M1	44-pad, 7 x 7 x 1.0 mm body, lead pitch 0.50 mm, Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)	





# 7. Packaging Information

### 7.1 44A



# COMMON DIMENSIONS

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
Α	_	_	1.20	
A1	0.05	_	0.15	
A2	0.95	1.00	1.05	
D	11.75	12.00	12.25	
D1	9.90	10.00	10.10	Note 2
Е	11.75	12.00	12.25	
E1	9.90	10.00	10.10	Note 2
В	0.30	_	0.45	
С	0.09	_	0.20	
L	0.45	_	0.75	
е	0.80 TYP			

10/5/2001

Notes:


- 1. This package conforms to JEDEC reference MS-026, Variation ACB.
- Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch.
- 3. Lead coplanarity is 0.10 mm maximum.


П	ı	ı	L	ᆫ


**44A**, 44-lead, 10 x 10 mm Body Size, 1.0 mm Body Thickness, 0.8 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)

DRAWING NO.	REV.	
44A	В	

### 7.2 40P6







Notes:


- 1. This package conforms to JEDEC reference MS-011, Variation AC.
- Dimensions D and E1 do not include mold Flash or Protrusion. Mold Flash or Protrusion shall not exceed 0.25 mm (0.010").

### **COMMON DIMENSIONS**

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
Α	_	-	4.826	
A1	0.381	_	_	
D	52.070	_	52.578	Note 2
Е	15.240	_	15.875	
E1	13.462	_	13.970	Note 2
В	0.356	_	0.559	
B1	1.041	_	1.651	
L	3.048		3.556	
С	0.203	-	0.381	
eB	15.494	_	17.526	
е	2.540 TYP			

09/28/01




IIILE	
<b>40P6</b> , 40-lead (0.600"/15.24 mm Wide) Plastic Dual	
Inline Package (PDIP)	

DRAWING NO. REV. 40P6 B





#### 7.3 44M1



## 8. Errata

# 8.1 ATmega164P Rev. A

No known Errata.

# 8.2 ATmega324P Rev. A

No known Errata.

# 8.3 ATmega644P Rev. A

No known Errata.





### 9. Datasheet Revision History

Please note that the referring page numbers in this section are referred to this document. The referring revision in this section are referring to the document revision.

### 9.1 Rev. 8011D - 02/07

- 1. Updated "Pinout ATmega164P/324P/644P" on page 2.
- 2. Updated "Power-down Mode" on page 44.
- 3. Updated note in Table 11-1 on page 67.
- 4. Updated Table 23-1 on page 270.
- 5. Updated "Boot Size Configuration(1)" on page 287.
- 6. Updated V<sub>OL</sub> limits in "DC Characteristics" on page 323.
- 7. Updated note 3 and 4 in "DC Characteristics" on page 323.
- 8. Added note to "ATmega164P DC Characteristics" on page 325.
- 9. Added note to "ATmega324P DC Characteristics" on page 325.
- 10. Updated Figure 27-13 on page 343 and Figure 27-60 on page 368.

#### 9.2 Rev. 8011C - 10/06

1. Updated "DC Characteristics" on page 323.

#### 9.3 Rev. 8011B - 09/06

1. Updated "DC Characteristics" on page 323.

#### 9.4 Rev. 8011A - 08/06

1. Initial revision.



### **Atmel Corporation**

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311

Fax: 1(408) 487-2600

#### **Regional Headquarters**

#### Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland

Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

#### Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong

Tel: (852) 2721-9778 Fax: (852) 2722-1369

#### Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan

Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

### **Atmel Operations**

#### Memory

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

#### Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602

44306 Nantes Cedex 3, France

Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60

#### ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00

Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland

Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

#### RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0

Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

### Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom

Avenue de Rochepleine

BP 123

38521 Saint-Egreve Cedex, France

Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© 2007 Atmel Corporation. All rights reserved. ATMEL®, logo and combinations thereof, Everywhere You Are®, AVR®, AVR Studio®, and others, are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.