



ST7637

# 65K 132x132 Color Dot Matrix LCD Controller/Driver

# 1. INTRODUCTION

The ST7637 is a driver & controller LSI for 65K color graphic dot-matrix liquid crystal display systems. It generates 396 Segment and 132 Common driver circuits. This chip is connected directly to a microprocessor, accepts Serial Peripheral Interface (SPI) or 8-bit/16-bit parallel display data and stores in an on-chip display data RAM. It performs display data RAM read/write operation with no external operating clock to minimize power consumption. In addition, because it contains power supply circuits necessary to drive liquid crystal, it is possible to make a display system with the fewest components.

# 2. FEATURES

# **Driver Output Circuits**

♦ 396 segment outputs / 132 common outputs

#### **Applicable Duty Ratios**

- Various partial display
- ◆ Partial window moving & data scrolling

#### **Gray-Scale Display**

- 4FRC & 31 PWM function circuit to display 64 gray-scale display
- ♦ Support 8 color mode (Idle mode)

#### **On-chip Display Data RAM**

◆ Capacity: 132 x 132 x 16 =278,784 bits

#### Color support by Interface

- ◆ 256 colors (RGB)=(332) mode
- ♦ 4k colors (RGB)=(444) mode
- ♦ 65K colors (RGB)=(565) mode
- ◆ Truncated 262K colors (RGB)=(666) mode
- ◆ Truncated 16M colors (RGB)=(888) mode

#### **Microprocessor Interface**

- 8/16-bit parallel bi-directional interface with 6800-series or 8080-series
- ◆ 4-line serial interface

♦ 3-line (9-bits) serial interface

# **On-chip Low Power Analog Circuit**

- ♦ On-chip oscillator circuit
- ♦ Voltage converter (x2~x8) with internal capacitors.
- ◆ Extremely Few Outsider Components. (3 Capacitors)
- ♦ On-chip Voltage Regulator
- ◆ On-chip electronic contrast control function
- ♦ Voltage follower (LCD bias: 1/5~1/12)

# **Operating Voltage Range**

- ◆ Supply Digital Voltage (VDD, VDD1): 1.65 to 3.0V
- ◆ Supply Analog Voltage (VDD2~VDD5): 2.4 to 3.3V
- ◆ LCD driving voltage (VOP = V0 VSS): Max: 18V

#### LCD Driving Voltage (OTP)

 Contrast Adjustment Value is stored in the Built-In OTP-ROM for better display quality.

# LCD Driving setting suggestion

- ♦ VOP = 14V, BIAS=1/9. (VDD=2.8V)
- ♦ VOP=15.5V,BIAS=1/10. (VDD=2.8V)

#### Package Type

Application for COG


ST7637

6800, 8080, 4-Line, 3-Line interface

ST

Sitronix Technology Corp. reserves the right to change the contents in this document without prior notice.

# 3. ST7637 Pad Arrangement (COG)



# Chip Size:

13600 um x 840 um

# **Bump Pitch:**

PAD 1~ 18, 19~20, 182~183, 184~201, 202~247,

pitch=27um (min, com/seg)

PAD 248~643, 644~689 pitch=27um (min, com/seg)

PAD 22 ~ 28,29~180 pitch=80um (I/O)

PAD 20~21, 181~182 pitch=60.15um

PAD 28 ~ 29 pitch=126.53um (I/O)

# **Bump Size:**

PAD 1 ~ 21, PAD 181 ~ 689

Bump width=14um (min, com/seg)

Bump space=13um(min, com/seg)

Bump length=128.58um(min, com/seg)

Bump area=1800um<sup>2</sup>(com/seg)

## PAD 22~180

Bump width=65um(I/O)

Bump space=15um(I/O)

Bump length=63um(I/O)


Bump area=4095um^2

Bump Height: 15 um

Chip Thickness: 400 um

## Alignment mark

The center of alignment mark: see bellow Table



# 4. Pad Center Coordinates

<b>4.</b>	rad Ceriter Coord		
PAD	NAME	Х	Υ
1	COM38	-6682.71	146.94
2	COM36	-6682.71	119.94
3	COM34	-6682.71	92.94
4	COM32	-6682.71	65.94
5	COM30	-6682.71	38.94
6	COM28	-6682.71	11.94
7	COM26	-6682.71	-15.06
8	COM24	-6682.71	-42.06
9	COM22	-6682.71	-69.06
10	COM20	-6682.71	-96.06
11	COM18	-6682.71	-123.06
12	COM16	-6682.71	-150.06
13	COM14	-6682.71	-177.06
14	COM12	-6682.71	-204.06
15	COM10	-6682.71	-231.06
16	COM8	-6682.71	-258.06
17	COM6	-6682.71	-285.06
18	COM4	-6682.71	-312.06
19	COM2	-6534.45	-302.71
20	COM0	-6507.45	-302.71
21	DETGBI	-6447.3	-302.71
22	DUMMY	-6370.88	-329.5
23	DUMMY	-6290.88	-329.5
24	VSS	-6210.88	-329.5
25	VPP	-6130.88	-329.5
26	VPP	-6050.88	-329.5
27	VPP	-5970.88	-329.5
28	VPP	-5890.88	-329.5
29	DUMMY	-5764.35	-329.5
30	DUMMY	-5684.35	-329.5
31	DUMMY	-5604.35	-329.5
32	DUMMY	-5524.35	-329.5
33	DUMMY	-5444.35	-329.5
34	DUMMY	-5364.35	-329.5

		T	1
35	DUMMY	-5284.35	-329.5
36	DUMMY	-5204.35	-329.5
37	DUMMY	-5124.35	-329.5
38	DUMMY	-5044.35	-329.5
39	DUMMY	-4964.35	-329.5
40	DUMMY	-4884.35	-329.5
41	DUMMY	-4804.35	-329.5
42	DUMMY	-4724.35	-329.5
43	DUMMY	-4644.35	-329.5
44	DUMMY	-4564.35	-329.5
45	DUMMY	-4484.35	-329.5
46	DUMMY	-4404.35	-329.5
47	DUMMY	-4324.35	-329.5
48	DUMMY	-4244.35	-329.5
49	DUMMY	-4164.35	-329.5
50	DUMMY	-4084.35	-329.5
51	DUMMY	-4004.35	-329.5
52	DUMMY	-3924.35	-329.5
53	DUMMY	-3844.35	-329.5
54	DUMMY	-3764.35	-329.5
55	DUMMY	-3684.35	-329.5
56	DUMMY	-3604.35	-329.5
57	DUMMY	-3524.35	-329.5
58	CL	-3444.35	-329.5
59	CLS	-3364.35	-329.5
60	VDD	-3284.35	-329.5
61	A0	-3204.35	-329.5
62	RW_WR	-3124.35	-329.5
63	D0	-3044.35	-329.5
64	D1	-2964.35	-329.5
65	D2	-2884.35	-329.5
66	D3	-2804.35	-329.5
67	D4	-2724.35	-329.5
68	D5	-2644.35	-329.5
69	D6	-2564.35	-329.5
70	D7	-2484.35	-329.5

71	D8	-2404.35	-329.5
72	D9	-2324.35	-329.5
73	D10	-2244.35	-329.5
74	D11	-2164.35	-329.5
75	D12	-2084.35	-329.5
76	D13	-2004.35	-329.5
77	D14	-1924.35	-329.5
78	D15	-1844.35	-329.5
79	VSS	-1764.35	-329.5
80	VDD	-1684.35	-329.5
81	E_RD	-1604.35	-329.5
82	/RST	-1524.35	-329.5
83	CSEL	-1444.35	-329.5
84	IF1	-1364.35	-329.5
85	IF2	-1284.35	-329.5
86	IF3	-1204.35	-329.5
87	VSS	-1124.35	-329.5
88	VDD	-1044.35	-329.5
89	/CS	-964.35	-329.5
90	/EXT	-884.35	-329.5
91	TE	-804.35	-329.5
92	TCAP	-724.35	-329.5
93	VDD	-644.35	-329.5
94	VDD	-564.35	-329.5
95	VDD	-484.35	-329.5
96	VDD	-404.35	-329.5
97	VDD1	-324.35	-329.5
98	VDD1	-244.35	-329.5
99	VSS1	-164.35	-329.5
100	VSS1	-84.35	-329.5
101	VSS	-4.35	-329.5
102	VSS	75.65	-329.5
103	VSS	155.65	-329.5
104	VSS	235.65	-329.5
105	VSS	315.65	-329.5
106	VSS	395.65	-329.5
107	VSS	475.65	-329.5

108	VSS	555.65	-329.5
109	VSS2	635.65	-329.5
110	VSS2	715.65	-329.5
111	VSS2	795.65	-329.5
112	VSS2	875.65	-329.5
113	VSS2	955.65	-329.5
114	VSS2	1035.65	-329.5
115	VSS2	1115.65	-329.5
116	VSS2	1195.65	-329.5
117	VSS2	1275.65	-329.5
118	VSS2	1355.65	-329.5
119	VSS2	1435.65	-329.5
120	VSS2	1515.65	-329.5
121	VSS2	1595.65	-329.5
122	VSS2	1675.65	-329.5
123	VSS2	1755.65	-329.5
124	VSS2	1835.65	-329.5
125	VSS2	1915.65	-329.5
126	VSS2	1995.65	-329.5
127	VSS4	2075.65	-329.5
128	VSS4	2155.65	-329.5
129	VDD3	2235.65	-329.5
130	VDD3	2315.65	-329.5
131	VREFP	2395.65	-329.5
132	VDD4	2475.65	-329.5
133	VDD4	2555.65	-329.5
134	VDD5	2635.65	-329.5
135	VDD5	2715.65	-329.5
136	VDD5	2795.65	-329.5
137	VDD5	2875.65	-329.5
138	VDD5	2955.65	-329.5
139	VDD5	3035.65	-329.5
140	VDD5	3115.65	-329.5
141	VDD5	3195.65	-329.5
142	VDD2	3275.65	-329.5
143	VDD2	3355.65	-329.5
144	VDD2	3435.65	-329.5

145	VDD2	3515.65	-329.5
146	VDD2	3595.65	-329.5
147	VDD2	3675.65	-329.5
148	VDD2	3755.65	-329.5
149	VDD2	3835.65	-329.5
150	VDD2	3915.65	-329.5
151	VDD2	3995.65	-329.5
152	Vm	4075.65	-329.5
153	Vm	4155.65	-329.5
154	V0in	4235.65	-329.5
155	V0in	4315.65	-329.5
156	V0in	4395.65	-329.5
157	V0in	4475.65	-329.5
158	V0s	4555.65	-329.5
159	V0out	4635.65	-329.5
160	V0out	4715.65	-329.5
161	XV0out	4795.65	-329.5
162	XV0out	4875.65	-329.5
163	XV0s	4955.65	-329.5
164	XV0in	5035.65	-329.5
165	XV0in	5115.65	-329.5
166	XV0in	5195.65	-329.5
167	XV0in	5275.65	-329.5
168	Vgout	5355.65	-329.5
169	Vgout	5435.65	-329.5
170	Vgs	5515.65	-329.5
171	Vgin	5595.65	-329.5
172	Vgin	5675.65	-329.5
173	Vgin	5755.65	-329.5
174	Vgin	5835.65	-329.5
175	Vgin	5915.65	-329.5
176	Vgin	5995.65	-329.5
177	Vgin	6075.65	-329.5
178	Vgin	6155.65	-329.5
179	VSS	6235.65	-329.5
180	VSS	6315.65	-329.5
181	DETGBO	6447.3	-302.71

182	COM1	6507.45	-302.71
183	COM3	6534.45	-302.71
184	COM5	6682.71	-312.06
185	COM7	6682.71	-285.06
186	COM9	6682.71	-258.06
187	COM11	6682.71	-231.06
188	COM13	6682.71	-204.06
189	COM15	6682.71	-177.06
190	COM17	6682.71	-150.06
191	COM19	6682.71	-123.06
192	COM21	6682.71	-96.06
193	COM23	6682.71	-69.06
194	COM25	6682.71	-42.06
195	COM27	6682.71	-15.06
196	COM29	6682.71	11.94
197	COM31	6682.71	38.94
198	COM33	6682.71	65.94
199	COM35	6682.71	92.94
200	COM37	6682.71	119.94
201	COM39	6682.71	146.94
202	COM41	6706.5	302.71
203	COM43	6679.5	302.71
204	COM45	6652.5	302.71
205	COM47	6625.5	302.71
206	COM49	6598.5	302.71
207	COM51	6571.5	302.71
208	COM53	6544.5	302.71
209	COM55	6517.5	302.71
210	COM57	6490.5	302.71
211	COM59	6463.5	302.71
212	COM61	6436.5	302.71
213	COM63	6409.5	302.71
214	COM65	6382.5	302.71
215	COM67	6355.5	302.71
216	COM69	6328.5	302.71
217	COM71	6301.5	302.71
218	COM73	6274.5	302.71

		1	1
219	COM75	6247.5	302.71
220	COM77	6220.5	302.71
221	СОМ79	6193.5	302.71
222	COM81	6166.5	302.71
223	COM83	6139.5	302.71
224	COM85	6112.5	302.71
225	COM87	6085.5	302.71
226	COM89	6058.5	302.71
227	COM91	6031.5	302.71
228	COM93	6004.5	302.71
229	COM95	5977.5	302.71
230	COM97	5950.5	302.71
231	COM99	5923.5	302.71
232	COM101	5896.5	302.71
233	COM103	5869.5	302.71
234	COM105	5842.5	302.71
235	COM107	5815.5	302.71
236	COM109	5788.5	302.71
237	COM111	5761.5	302.71
238	COM113	5734.5	302.71
239	COM115	5707.5	302.71
240	COM117	5680.5	302.71
241	COM119	5653.5	302.71
242	COM121	5626.5	302.71
243	COM123	5599.5	302.71
244	COM125	5572.5	302.71
245	COM127	5545.5	302.71
246	COM129	5518.5	302.71
247	COM131	5491.5	302.71
248	SEG0	5332.5	302.71
249	SEG1	5305.5	302.71
250	SEG2	5278.5	302.71
251	SEG3	5251.5	302.71
252	SEG4	5224.5	302.71
253	SEG5	5197.5	302.71
254	SEG6	5170.5	302.71
255	SEG7	5143.5	302.71
			•

256	SEG8	5116.5	302.71
257	SEG9	5089.5	302.71
258	SEG10	5062.5	302.71
259	SEG11	5035.5	302.71
260	SEG12	5008.5	302.71
261	SEG13	4981.5	302.71
262	SEG14	4954.5	302.71
263	SEG15	4927.5	302.71
264	SEG16	4900.5	302.71
265	SEG17	4873.5	302.71
266	SEG18	4846.5	302.71
267	SEG19	4819.5	302.71
268	SEG20	4792.5	302.71
269	SEG21	4765.5	302.71
270	SEG22	4738.5	302.71
271	SEG23	4711.5	302.71
272	SEG24	4684.5	302.71
273	SEG25	4657.5	302.71
274	SEG26	4630.5	302.71
275	SEG27	4603.5	302.71
276	SEG28	4576.5	302.71
277	SEG29	4549.5	302.71
278	SEG30	4522.5	302.71
279	SEG31	4495.5	302.71
280	SEG32	4468.5	302.71
281	SEG33	4441.5	302.71
282	SEG34	4414.5	302.71
283	SEG35	4387.5	302.71
284	SEG36	4360.5	302.71
285	SEG37	4333.5	302.71
286	SEG38	4306.5	302.71
287	SEG39	4279.5	302.71
288	SEG40	4252.5	302.71
289	SEG41	4225.5	302.71
290	SEG42	4198.5	302.71
291	SEG43	4171.5	302.71
292	SEG44	4144.5	302.71

293	SEG45	4117.5	302.71
294	SEG46	4090.5	302.71
295	SEG47	4063.5	302.71
296	SEG48	4036.5	302.71
297	SEG49	4009.5	302.71
298	SEG50	3982.5	302.71
299	SEG51	3955.5	302.71
300	SEG52	3928.5	302.71
301	SEG53	3901.5	302.71
302	SEG54	3874.5	302.71
303	SEG55	3847.5	302.71
304	SEG56	3820.5	302.71
305	SEG57	3793.5	302.71
306	SEG58	3766.5	302.71
307	SEG59	3739.5	302.71
308	SEG60	3712.5	302.71
309	SEG61	3685.5	302.71
310	SEG62	3658.5	302.71
311	SEG63	3631.5	302.71
312	SEG64	3604.5	302.71
313	SEG65	3577.5	302.71
314	SEG66	3550.5	302.71
315	SEG67	3523.5	302.71
316	SEG68	3496.5	302.71
317	SEG69	3469.5	302.71
318	SEG70	3442.5	302.71
319	SEG71	3415.5	302.71
320	SEG72	3388.5	302.71
321	SEG73	3361.5	302.71
322	SEG74	3334.5	302.71
323	SEG75	3307.5	302.71
324	SEG76	3280.5	302.71
325	SEG77	3253.5	302.71
326	SEG78	3226.5	302.71
327	SEG79	3199.5	302.71
328	SEG80	3172.5	302.71
329	SEG81	3145.5	302.71

330	SEG82	3118.5	302.71
331	SEG83	3091.5	302.71
332	SEG84	3064.5	302.71
333	SEG85	3037.5	302.71
334	SEG86	3010.5	302.71
335	SEG87	2983.5	302.71
336	SEG88	2956.5	302.71
337	SEG89	2929.5	302.71
338	SEG90	2902.5	302.71
339	SEG91	2875.5	302.71
340	SEG92	2848.5	302.71
341	SEG93	2821.5	302.71
342	SEG94	2794.5	302.71
343	SEG95	2767.5	302.71
344	SEG96	2740.5	302.71
345	SEG97	2713.5	302.71
346	SEG98	2686.5	302.71
347	SEG99	2659.5	302.71
348	SEG100	2632.5	302.71
349	SEG101	2605.5	302.71
350	SEG102	2578.5	302.71
351	SEG103	2551.5	302.71
352	SEG104	2524.5	302.71
353	SEG105	2497.5	302.71
354	SEG106	2470.5	302.71
355	SEG107	2443.5	302.71
356	SEG108	2416.5	302.71
357	SEG109	2389.5	302.71
358	SEG110	2362.5	302.71
359	SEG111	2335.5	302.71
360	SEG112	2308.5	302.71
361	SEG113	2281.5	302.71
362	SEG114	2254.5	302.71
363	SEG115	2227.5	302.71
364	SEG116	2200.5	302.71
365	SEG117	2173.5	302.71
366	SEG118	2146.5	302.71

			1
367	SEG119	2119.5	302.71
368	SEG120	2092.5	302.71
369	SEG121	2065.5	302.71
370	SEG122	2038.5	302.71
371	SEG123	2011.5	302.71
372	SEG124	1984.5	302.71
373	SEG125	1957.5	302.71
374	SEG126	1930.5	302.71
375	SEG127	1903.5	302.71
376	SEG128	1876.5	302.71
377	SEG129	1849.5	302.71
378	SEG130	1822.5	302.71
379	SEG131	1795.5	302.71
380	SEG132	1768.5	302.71
381	SEG133	1741.5	302.71
382	SEG134	1714.5	302.71
383	SEG135	1687.5	302.71
384	SEG136	1660.5	302.71
385	SEG137	1633.5	302.71
386	SEG138	1606.5	302.71
387	SEG139	1579.5	302.71
388	SEG140	1552.5	302.71
389	SEG141	1525.5	302.71
390	SEG142	1498.5	302.71
391	SEG143	1471.5	302.71
392	SEG144	1444.5	302.71
393	SEG145	1417.5	302.71
394	SEG146	1390.5	302.71
395	SEG147	1363.5	302.71
396	SEG148	1336.5	302.71
397	SEG149	1309.5	302.71
398	SEG150	1282.5	302.71
399	SEG151	1255.5	302.71
400	SEG152	1228.5	302.71
401	SEG153	1201.5	302.71
402	SEG154	1174.5	302.71
403	SEG155	1147.5	302.71
_			·

404	SEG156	1120.5	302.71
405	SEG157	1093.5	302.71
406	SEG158	1066.5	302.71
407	SEG159	1039.5	302.71
408	SEG160	1012.5	302.71
409	SEG161	985.5	302.71
410	SEG162	958.5	302.71
411	SEG163	931.5	302.71
412	SEG164	904.5	302.71
413	SEG165	877.5	302.71
414	SEG166	850.5	302.71
415	SEG167	823.5	302.71
416	SEG168	796.5	302.71
417	SEG169	769.5	302.71
418	SEG170	742.5	302.71
419	SEG171	715.5	302.71
420	SEG172	688.5	302.71
421	SEG173	661.5	302.71
422	SEG174	634.5	302.71
423	SEG175	607.5	302.71
424	SEG176	580.5	302.71
425	SEG177	553.5	302.71
426	SEG178	526.5	302.71
427	SEG179	499.5	302.71
428	SEG180	472.5	302.71
429	SEG181	445.5	302.71
430	SEG182	418.5	302.71
431	SEG183	391.5	302.71
432	SEG184	364.5	302.71
433	SEG185	337.5	302.71
434	SEG186	310.5	302.71
435	SEG187	283.5	302.71
436	SEG188	256.5	302.71
437	SEG189	229.5	302.71
438	SEG190	202.5	302.71
439	SEG191	175.5	302.71
440	SEG192	148.5	302.71

442         SEG194         94.5         302.71           443         SEG195         67.5         302.71           444         SEG196         40.5         302.71           445         SEG197         13.5         302.71           446         SEG198         -13.5         302.71           447         SEG199         -40.5         302.71           448         SEG200         -67.5         302.71           450         SEG201         -94.5         302.71           450         SEG202         -121.5         302.71           451         SEG203         -148.5         302.71           452         SEG204         -175.5         302.71           453         SEG205         -202.5         302.71           454         SEG206         -229.5         302.71           455         SEG207         -256.5         302.71           456         SEG208         -283.5         302.71           457         SEG209         -310.5         302.71           458         SEG210         -337.5         302.71           459         SEG211         -364.5         302.71           460 <t< th=""><th>444</th><th>050400</th><th>404.5</th><th>222 74</th></t<>	444	050400	404.5	222 74
443         SEG195         67.5         302.71           444         SEG196         40.5         302.71           445         SEG197         13.5         302.71           446         SEG198         -13.5         302.71           447         SEG199         -40.5         302.71           448         SEG200         -67.5         302.71           450         SEG201         -94.5         302.71           450         SEG202         -121.5         302.71           451         SEG203         -148.5         302.71           452         SEG204         -175.5         302.71           453         SEG205         -202.5         302.71           454         SEG206         -229.5         302.71           455         SEG207         -256.5         302.71           456         SEG208         -283.5         302.71           457         SEG209         -310.5         302.71           458         SEG210         -337.5         302.71           459         SEG211         -364.5         302.71           460         SEG212         -391.5         302.71           461	441	SEG193	121.5	302.71
444         SEG196         40.5         302.71           445         SEG197         13.5         302.71           446         SEG198         -13.5         302.71           447         SEG199         -40.5         302.71           448         SEG200         -67.5         302.71           449         SEG201         -94.5         302.71           450         SEG202         -121.5         302.71           451         SEG203         -148.5         302.71           452         SEG204         -175.5         302.71           453         SEG205         -202.5         302.71           454         SEG206         -229.5         302.71           455         SEG207         -256.5         302.71           456         SEG208         -283.5         302.71           457         SEG209         -310.5         302.71           458         SEG210         -337.5         302.71           459         SEG211         -364.5         302.71           460         SEG212         -391.5         302.71           461         SEG213         -418.5         302.71           462	442	SEG194	94.5	302.71
445         SEG197         13.5         302.71           446         SEG198         -13.5         302.71           447         SEG199         -40.5         302.71           448         SEG200         -67.5         302.71           449         SEG201         -94.5         302.71           450         SEG202         -121.5         302.71           451         SEG203         -148.5         302.71           452         SEG204         -175.5         302.71           453         SEG205         -202.5         302.71           454         SEG206         -229.5         302.71           455         SEG207         -256.5         302.71           456         SEG208         -283.5         302.71           457         SEG209         -310.5         302.71           458         SEG210         -337.5         302.71           459         SEG211         -364.5         302.71           460         SEG212         -391.5         302.71           461         SEG213         -418.5         302.71           462         SEG214         -445.5         302.71           463	443	SEG195	67.5	302.71
446         SEG198         -13.5         302.71           447         SEG199         -40.5         302.71           448         SEG200         -67.5         302.71           449         SEG201         -94.5         302.71           450         SEG202         -121.5         302.71           451         SEG203         -148.5         302.71           452         SEG204         -175.5         302.71           453         SEG205         -202.5         302.71           454         SEG206         -229.5         302.71           455         SEG207         -256.5         302.71           456         SEG208         -283.5         302.71           457         SEG209         -310.5         302.71           458         SEG210         -337.5         302.71           459         SEG211         -364.5         302.71           460         SEG212         -391.5         302.71           461         SEG213         -418.5         302.71           462         SEG214         -445.5         302.71           463         SEG215         -472.5         302.71           464	444	SEG196	40.5	302.71
447         SEG199         -40.5         302.71           448         SEG200         -67.5         302.71           449         SEG201         -94.5         302.71           450         SEG202         -121.5         302.71           451         SEG203         -148.5         302.71           452         SEG204         -175.5         302.71           453         SEG205         -202.5         302.71           454         SEG206         -229.5         302.71           455         SEG207         -256.5         302.71           456         SEG208         -283.5         302.71           457         SEG209         -310.5         302.71           458         SEG210         -337.5         302.71           459         SEG211         -364.5         302.71           460         SEG212         -391.5         302.71           461         SEG213         -418.5         302.71           462         SEG214         -445.5         302.71           463         SEG215         -472.5         302.71           464         SEG216         -499.5         302.71           465	445	SEG197	13.5	302.71
448         SEG200         -67.5         302.71           449         SEG201         -94.5         302.71           450         SEG202         -121.5         302.71           451         SEG203         -148.5         302.71           452         SEG204         -175.5         302.71           453         SEG205         -202.5         302.71           454         SEG206         -229.5         302.71           455         SEG207         -256.5         302.71           456         SEG208         -283.5         302.71           457         SEG209         -310.5         302.71           458         SEG210         -337.5         302.71           459         SEG211         -364.5         302.71           460         SEG212         -391.5         302.71           461         SEG213         -418.5         302.71           462         SEG214         -445.5         302.71           463         SEG215         -472.5         302.71           464         SEG216         -499.5         302.71           465         SEG217         -526.5         302.71           466	446	SEG198	-13.5	302.71
449         SEG201         -94.5         302.71           450         SEG202         -121.5         302.71           451         SEG203         -148.5         302.71           452         SEG204         -175.5         302.71           453         SEG205         -202.5         302.71           454         SEG206         -229.5         302.71           455         SEG207         -256.5         302.71           456         SEG208         -283.5         302.71           457         SEG209         -310.5         302.71           458         SEG210         -337.5         302.71           459         SEG211         -364.5         302.71           460         SEG212         -391.5         302.71           461         SEG213         -418.5         302.71           462         SEG214         -445.5         302.71           463         SEG215         -472.5         302.71           464         SEG216         -499.5         302.71           465         SEG217         -526.5         302.71           466         SEG218         -553.5         302.71           467	447	SEG199	-40.5	302.71
450         SEG202         -121.5         302.71           451         SEG203         -148.5         302.71           452         SEG204         -175.5         302.71           453         SEG205         -202.5         302.71           454         SEG206         -229.5         302.71           455         SEG207         -256.5         302.71           456         SEG208         -283.5         302.71           457         SEG209         -310.5         302.71           458         SEG210         -337.5         302.71           459         SEG211         -364.5         302.71           460         SEG212         -391.5         302.71           461         SEG213         -418.5         302.71           462         SEG214         -445.5         302.71           463         SEG215         -472.5         302.71           464         SEG216         -499.5         302.71           465         SEG217         -526.5         302.71           466         SEG218         -553.5         302.71           467         SEG219         -580.5         302.71           469 <th>448</th> <th>SEG200</th> <th>-67.5</th> <th>302.71</th>	448	SEG200	-67.5	302.71
451         SEG203         -148.5         302.71           452         SEG204         -175.5         302.71           453         SEG205         -202.5         302.71           454         SEG206         -229.5         302.71           455         SEG207         -256.5         302.71           456         SEG208         -283.5         302.71           457         SEG209         -310.5         302.71           458         SEG210         -337.5         302.71           459         SEG211         -364.5         302.71           460         SEG212         -391.5         302.71           461         SEG213         -418.5         302.71           462         SEG214         -445.5         302.71           463         SEG215         -472.5         302.71           464         SEG216         -499.5         302.71           465         SEG217         -526.5         302.71           466         SEG218         -553.5         302.71           467         SEG219         -580.5         302.71           469         SEG221         -634.5         302.71           470 <th>449</th> <th>SEG201</th> <th>-94.5</th> <th>302.71</th>	449	SEG201	-94.5	302.71
452         SEG204         -175.5         302.71           453         SEG205         -202.5         302.71           454         SEG206         -229.5         302.71           455         SEG207         -256.5         302.71           456         SEG208         -283.5         302.71           457         SEG209         -310.5         302.71           458         SEG210         -337.5         302.71           459         SEG211         -364.5         302.71           460         SEG212         -391.5         302.71           461         SEG213         -418.5         302.71           462         SEG214         -445.5         302.71           463         SEG215         -472.5         302.71           464         SEG216         -499.5         302.71           465         SEG217         -526.5         302.71           466         SEG218         -553.5         302.71           467         SEG219         -580.5         302.71           469         SEG221         -634.5         302.71           470         SEG222         -661.5         302.71           471 <th>450</th> <th>SEG202</th> <th>-121.5</th> <th>302.71</th>	450	SEG202	-121.5	302.71
453         SEG205         -202.5         302.71           454         SEG206         -229.5         302.71           455         SEG207         -256.5         302.71           456         SEG208         -283.5         302.71           457         SEG209         -310.5         302.71           458         SEG210         -337.5         302.71           459         SEG211         -364.5         302.71           460         SEG212         -391.5         302.71           461         SEG213         -418.5         302.71           462         SEG214         -445.5         302.71           463         SEG215         -472.5         302.71           464         SEG216         -499.5         302.71           465         SEG217         -526.5         302.71           466         SEG218         -553.5         302.71           467         SEG219         -580.5         302.71           468         SEG220         -607.5         302.71           470         SEG221         -634.5         302.71           470         SEG222         -661.5         302.71           471 <th>451</th> <th>SEG203</th> <th>-148.5</th> <th>302.71</th>	451	SEG203	-148.5	302.71
454         SEG206         -229.5         302.71           455         SEG207         -256.5         302.71           456         SEG208         -283.5         302.71           457         SEG209         -310.5         302.71           458         SEG210         -337.5         302.71           459         SEG211         -364.5         302.71           460         SEG212         -391.5         302.71           461         SEG213         -418.5         302.71           462         SEG214         -445.5         302.71           463         SEG215         -472.5         302.71           464         SEG216         -499.5         302.71           465         SEG217         -526.5         302.71           466         SEG218         -553.5         302.71           467         SEG219         -580.5         302.71           468         SEG220         -607.5         302.71           470         SEG221         -634.5         302.71           470         SEG222         -661.5         302.71           471         SEG223         -688.5         302.71           472 <th>452</th> <th>SEG204</th> <th>-175.5</th> <th>302.71</th>	452	SEG204	-175.5	302.71
455         SEG207         -256.5         302.71           456         SEG208         -283.5         302.71           457         SEG209         -310.5         302.71           458         SEG210         -337.5         302.71           459         SEG211         -364.5         302.71           460         SEG212         -391.5         302.71           461         SEG213         -418.5         302.71           462         SEG214         -445.5         302.71           463         SEG215         -472.5         302.71           464         SEG216         -499.5         302.71           465         SEG217         -526.5         302.71           466         SEG218         -553.5         302.71           467         SEG219         -580.5         302.71           468         SEG220         -607.5         302.71           469         SEG221         -634.5         302.71           470         SEG222         -661.5         302.71           471         SEG223         -688.5         302.71           472         SEG224         -715.5         302.71           473 <th>453</th> <th>SEG205</th> <th>-202.5</th> <th>302.71</th>	453	SEG205	-202.5	302.71
456         SEG208         -283.5         302.71           457         SEG209         -310.5         302.71           458         SEG210         -337.5         302.71           459         SEG211         -364.5         302.71           460         SEG212         -391.5         302.71           461         SEG213         -418.5         302.71           462         SEG214         -445.5         302.71           463         SEG215         -472.5         302.71           464         SEG216         -499.5         302.71           465         SEG217         -526.5         302.71           466         SEG218         -553.5         302.71           467         SEG219         -580.5         302.71           468         SEG220         -607.5         302.71           470         SEG221         -634.5         302.71           471         SEG223         -688.5         302.71           472         SEG224         -715.5         302.71           473         SEG225         -742.5         302.71           474         SEG226         -769.5         302.71	454	SEG206	-229.5	302.71
457         SEG209         -310.5         302.71           458         SEG210         -337.5         302.71           459         SEG211         -364.5         302.71           460         SEG212         -391.5         302.71           461         SEG213         -418.5         302.71           462         SEG214         -445.5         302.71           463         SEG215         -472.5         302.71           464         SEG216         -499.5         302.71           465         SEG217         -526.5         302.71           466         SEG218         -553.5         302.71           467         SEG219         -580.5         302.71           468         SEG220         -607.5         302.71           470         SEG221         -634.5         302.71           470         SEG222         -661.5         302.71           471         SEG223         -688.5         302.71           472         SEG224         -715.5         302.71           473         SEG225         -742.5         302.71           474         SEG226         -769.5         302.71	455	SEG207	-256.5	302.71
458         SEG210         -337.5         302.71           459         SEG211         -364.5         302.71           460         SEG212         -391.5         302.71           461         SEG213         -418.5         302.71           462         SEG214         -445.5         302.71           463         SEG215         -472.5         302.71           464         SEG216         -499.5         302.71           465         SEG217         -526.5         302.71           466         SEG218         -553.5         302.71           467         SEG219         -580.5         302.71           469         SEG220         -607.5         302.71           470         SEG221         -634.5         302.71           471         SEG223         -688.5         302.71           472         SEG224         -715.5         302.71           473         SEG225         -742.5         302.71           474         SEG226         -769.5         302.71	456	SEG208	-283.5	302.71
459         SEG211         -364.5         302.71           460         SEG212         -391.5         302.71           461         SEG213         -418.5         302.71           462         SEG214         -445.5         302.71           463         SEG215         -472.5         302.71           464         SEG216         -499.5         302.71           465         SEG217         -526.5         302.71           466         SEG218         -553.5         302.71           467         SEG219         -580.5         302.71           468         SEG220         -607.5         302.71           469         SEG221         -634.5         302.71           470         SEG222         -661.5         302.71           471         SEG223         -688.5         302.71           472         SEG224         -715.5         302.71           473         SEG225         -742.5         302.71           474         SEG226         -769.5         302.71	457	SEG209	-310.5	302.71
460       SEG212       -391.5       302.71         461       SEG213       -418.5       302.71         462       SEG214       -445.5       302.71         463       SEG215       -472.5       302.71         464       SEG216       -499.5       302.71         465       SEG217       -526.5       302.71         466       SEG218       -553.5       302.71         467       SEG219       -580.5       302.71         468       SEG220       -607.5       302.71         469       SEG221       -634.5       302.71         470       SEG222       -661.5       302.71         471       SEG223       -688.5       302.71         472       SEG224       -715.5       302.71         473       SEG225       -742.5       302.71         474       SEG226       -769.5       302.71	458	SEG210	-337.5	302.71
461         SEG213         -418.5         302.71           462         SEG214         -445.5         302.71           463         SEG215         -472.5         302.71           464         SEG216         -499.5         302.71           465         SEG217         -526.5         302.71           466         SEG218         -553.5         302.71           467         SEG219         -580.5         302.71           468         SEG220         -607.5         302.71           469         SEG221         -634.5         302.71           470         SEG222         -661.5         302.71           471         SEG223         -688.5         302.71           472         SEG224         -715.5         302.71           473         SEG225         -742.5         302.71           474         SEG226         -769.5         302.71	459	SEG211	-364.5	302.71
462         SEG214         -445.5         302.71           463         SEG215         -472.5         302.71           464         SEG216         -499.5         302.71           465         SEG217         -526.5         302.71           466         SEG218         -553.5         302.71           467         SEG219         -580.5         302.71           468         SEG220         -607.5         302.71           469         SEG221         -634.5         302.71           470         SEG222         -661.5         302.71           471         SEG223         -688.5         302.71           472         SEG224         -715.5         302.71           473         SEG225         -742.5         302.71           474         SEG226         -769.5         302.71	460	SEG212	-391.5	302.71
463         SEG215         -472.5         302.71           464         SEG216         -499.5         302.71           465         SEG217         -526.5         302.71           466         SEG218         -553.5         302.71           467         SEG219         -580.5         302.71           468         SEG220         -607.5         302.71           469         SEG221         -634.5         302.71           470         SEG222         -661.5         302.71           471         SEG223         -688.5         302.71           472         SEG224         -715.5         302.71           473         SEG225         -742.5         302.71           474         SEG226         -769.5         302.71	461	SEG213	-418.5	302.71
464         SEG216         -499.5         302.71           465         SEG217         -526.5         302.71           466         SEG218         -553.5         302.71           467         SEG219         -580.5         302.71           468         SEG220         -607.5         302.71           469         SEG221         -634.5         302.71           470         SEG222         -661.5         302.71           471         SEG223         -688.5         302.71           472         SEG224         -715.5         302.71           473         SEG225         -742.5         302.71           474         SEG226         -769.5         302.71	462	SEG214	-445.5	302.71
465         SEG217         -526.5         302.71           466         SEG218         -553.5         302.71           467         SEG219         -580.5         302.71           468         SEG220         -607.5         302.71           469         SEG221         -634.5         302.71           470         SEG222         -661.5         302.71           471         SEG223         -688.5         302.71           472         SEG224         -715.5         302.71           473         SEG225         -742.5         302.71           474         SEG226         -769.5         302.71	463	SEG215	-472.5	302.71
466         SEG218         -553.5         302.71           467         SEG219         -580.5         302.71           468         SEG220         -607.5         302.71           469         SEG221         -634.5         302.71           470         SEG222         -661.5         302.71           471         SEG223         -688.5         302.71           472         SEG224         -715.5         302.71           473         SEG225         -742.5         302.71           474         SEG226         -769.5         302.71	464	SEG216	-499.5	302.71
467         SEG219         -580.5         302.71           468         SEG220         -607.5         302.71           469         SEG221         -634.5         302.71           470         SEG222         -661.5         302.71           471         SEG223         -688.5         302.71           472         SEG224         -715.5         302.71           473         SEG225         -742.5         302.71           474         SEG226         -769.5         302.71	465	SEG217	-526.5	302.71
468         SEG220         -607.5         302.71           469         SEG221         -634.5         302.71           470         SEG222         -661.5         302.71           471         SEG223         -688.5         302.71           472         SEG224         -715.5         302.71           473         SEG225         -742.5         302.71           474         SEG226         -769.5         302.71	466	SEG218	-553.5	302.71
469       SEG221       -634.5       302.71         470       SEG222       -661.5       302.71         471       SEG223       -688.5       302.71         472       SEG224       -715.5       302.71         473       SEG225       -742.5       302.71         474       SEG226       -769.5       302.71	467	SEG219	-580.5	302.71
470         SEG222         -661.5         302.71           471         SEG223         -688.5         302.71           472         SEG224         -715.5         302.71           473         SEG225         -742.5         302.71           474         SEG226         -769.5         302.71	468	SEG220	-607.5	302.71
471       SEG223       -688.5       302.71         472       SEG224       -715.5       302.71         473       SEG225       -742.5       302.71         474       SEG226       -769.5       302.71	469	SEG221	-634.5	302.71
472       SEG224       -715.5       302.71         473       SEG225       -742.5       302.71         474       SEG226       -769.5       302.71	470	SEG222	-661.5	302.71
473         SEG225         -742.5         302.71           474         SEG226         -769.5         302.71	471	SEG223	-688.5	302.71
474 <b>SEG226</b> -769.5 302.71	472	SEG224	-715.5	302.71
	473	SEG225	-742.5	302.71
475 <b>SEG227</b> -796.5 302.71	474	SEG226	-769.5	302.71
170 020227	475	SEG227	-796.5	302.71
476 <b>SEG228</b> -823.5 302.71	476	SEG228	-823.5	302.71
477         SEG229         -850.5         302.71	477	SEG229	-850.5	302.71

478	SEG230	-877.5	302.71
479	SEG231	-904.5	302.71
480	SEG232	-931.5	302.71
481	SEG233	-958.5	302.71
482	SEG234	-985.5	302.71
483	SEG235	-1012.5	302.71
484	SEG236	-1039.5	302.71
485	SEG237	-1066.5	302.71
486	SEG238	-1093.5	302.71
487	SEG239	-1120.5	302.71
488	SEG240	-1147.5	302.71
489	SEG241	-1174.5	302.71
490	SEG242	-1201.5	302.71
491	SEG243	-1228.5	302.71
492	SEG244	-1255.5	302.71
493	SEG245	-1282.5	302.71
494	SEG246	-1309.5	302.71
495	SEG247	-1336.5	302.71
496	SEG248	-1363.5	302.71
497	SEG249	-1390.5	302.71
498	SEG250	-1417.5	302.71
499	SEG251	-1444.5	302.71
500	SEG252	-1471.5	302.71
501	SEG253	-1498.5	302.71
502	SEG254	-1525.5	302.71
503	SEG255	-1552.5	302.71
504	SEG256	-1579.5	302.71
505	SEG257	-1606.5	302.71
506	SEG258	-1633.5	302.71
507	SEG259	-1660.5	302.71
508	SEG260	-1687.5	302.71
509	SEG261	-1714.5	302.71
510	SEG262	-1741.5	302.71
511	SEG263	-1768.5	302.71
512	SEG264	-1795.5	302.71
513	SEG265	-1822.5	302.71
514	SEG266	-1849.5	302.71

		T	1
515	SEG267	-1876.5	302.71
516	SEG268	-1903.5	302.71
517	SEG269	-1930.5	302.71
518	SEG270	-1957.5	302.71
519	SEG271	-1984.5	302.71
520	SEG272	-2011.5	302.71
521	SEG273	-2038.5	302.71
522	SEG274	-2065.5	302.71
523	SEG275	-2092.5	302.71
524	SEG276	-2119.5	302.71
525	SEG277	-2146.5	302.71
526	SEG278	-2173.5	302.71
527	SEG279	-2200.5	302.71
528	SEG280	-2227.5	302.71
529	SEG281	-2254.5	302.71
530	SEG282	-2281.5	302.71
531	SEG283	-2308.5	302.71
532	SEG284	-2335.5	302.71
533	SEG285	-2362.5	302.71
534	SEG286	-2389.5	302.71
535	SEG287	-2416.5	302.71
536	SEG288	-2443.5	302.71
537	SEG289	-2470.5	302.71
538	SEG290	-2497.5	302.71
539	SEG291	-2524.5	302.71
540	SEG292	-2551.5	302.71
541	SEG293	-2578.5	302.71
542	SEG294	-2605.5	302.71
543	SEG295	-2632.5	302.71
544	SEG296	-2659.5	302.71
545	SEG297	-2686.5	302.71
546	SEG298	-2713.5	302.71
547	SEG299	-2740.5	302.71
548	SEG300	-2767.5	302.71
549	SEG301	-2794.5	302.71
550	SEG302	-2821.5	302.71
551	SEG303	-2848.5	302.71
		_	

		ı	ı
552	SEG304	-2875.5	302.71
553	SEG305	-2902.5	302.71
554	SEG306	-2929.5	302.71
555	SEG307	-2956.5	302.71
556	SEG308	-2983.5	302.71
557	SEG309	-3010.5	302.71
558	SEG310	-3037.5	302.71
559	SEG311	-3064.5	302.71
560	SEG312	-3091.5	302.71
561	SEG313	-3118.5	302.71
562	SEG314	-3145.5	302.71
563	SEG315	-3172.5	302.71
564	SEG316	-3199.5	302.71
565	SEG317	-3226.5	302.71
566	SEG318	-3253.5	302.71
567	SEG319	-3280.5	302.71
568	SEG320	-3307.5	302.71
569	SEG321	-3334.5	302.71
570	SEG322	-3361.5	302.71
571	SEG323	-3388.5	302.71
572	SEG324	-3415.5	302.71
573	SEG325	-3442.5	302.71
574	SEG326	-3469.5	302.71
575	SEG327	-3496.5	302.71
576	SEG328	-3523.5	302.71
577	SEG329	-3550.5	302.71
578	SEG330	-3577.5	302.71
579	SEG331	-3604.5	302.71
580	SEG332	-3631.5	302.71
581	SEG333	-3658.5	302.71
582	SEG334	-3685.5	302.71
583	SEG335	-3712.5	302.71
584	SEG336	-3739.5	302.71
585	SEG337	-3766.5	302.71
586	SEG338	-3793.5	302.71
587	SEG339	-3820.5	302.71
588	SEG340	-3847.5	302.71


589	SEG341	-3874.5	302.71
590	SEG342	-3901.5	302.71
591	SEG343	-3928.5	302.71
592	SEG344	-3955.5	302.71
593	SEG345	-3982.5	302.71
594	SEG346	-4009.5	302.71
595	SEG347	-4036.5	302.71
596	SEG348	-4063.5	302.71
597	SEG349	-4090.5	302.71
598	SEG350	-4117.5	302.71
599	SEG351	-4144.5	302.71
600	SEG352	-4171.5	302.71
601	SEG353	-4198.5	302.71
602	SEG354	-4225.5	302.71
603	SEG355	-4252.5	302.71
604	SEG356	-4279.5	302.71
605	SEG357	-4306.5	302.71
606	SEG358	-4333.5	302.71
607	SEG359	-4360.5	302.71
608	SEG360	-4387.5	302.71
609	SEG361	-4414.5	302.71
610	SEG362	-4441.5	302.71
611	SEG363	-4468.5	302.71
612	SEG364	-4495.5	302.71
613	SEG365	-4522.5	302.71
614	SEG366	-4549.5	302.71
615	SEG367	-4576.5	302.71
616	SEG368	-4603.5	302.71
617	SEG369	-4630.5	302.71
618	SEG370	-4657.5	302.71
619	SEG371	-4684.5	302.71
620	SEG372	-4711.5	302.71
621	SEG373	-4738.5	302.71
622	SEG374	-4765.5	302.71
623	SEG375	-4792.5	302.71
624	SEG376	-4819.5	302.71
625	SEG377	-4846.5	302.71
	-		•

626	SEG378	-4873.5	302.71
627	SEG379	-4900.5	302.71
628	SEG380	-4927.5	302.71
629	SEG381	-4954.5	302.71
630	SEG382	-4981.5	302.71
631	SEG383	-5008.5	302.71
632	SEG384	-5035.5	302.71
633	SEG385	-5062.5	302.71
634	SEG386	-5089.5	302.71
635	SEG387	-5116.5	302.71
636	SEG388	-5143.5	302.71
637	SEG389	-5170.5	302.71
638	SEG390	-5197.5	302.71
639	SEG391	-5224.5	302.71
640	SEG392	-5251.5	302.71
641	SEG393	-5278.5	302.71
642	SEG394	-5305.5	302.71
643	SEG395	-5332.5	302.71
644	COM130	-5491.5	302.71
645	COM128	-5518.5	302.71
646	COM126	-5545.5	302.71
647	COM124	-5572.5	302.71
648	COM122	-5599.5	302.71
649	COM120	-5626.5	302.71
650	COM118	-5653.5	302.71
651	COM116	-5680.5	302.71
652	COM114	-5707.5	302.71
653	COM112	-5734.5	302.71
654	COM110	-5761.5	302.71
655	COM108	-5788.5	302.71
656	COM106	-5815.5	302.71
657	COM104	-5842.5	302.71
658	COM102	-5869.5	302.71
659	COM100	-5896.5	302.71
660	COM98	-5923.5	302.71
661	COM96	-5950.5	302.71
662	COM94	-5977.5	302.71

# **ST7637**

663	COM92	-6004.5	302.71
664	COM90	-6031.5	302.71
665	COM88	-6058.5	302.71
666	COM86	-6085.5	302.71
667	COM84	-6112.5	302.71
668	COM82	-6139.5	302.71
669	COM80	-6166.5	302.71
670	COM78	-6193.5	302.71
671	COM76	-6220.5	302.71
672	COM74	-6247.5	302.71
673	COM72	-6274.5	302.71
674	COM70	-6301.5	302.71
675	COM68	-6328.5	302.71
676	COM66	-6355.5	302.71
677	COM64	-6382.5	302.71
678	COM62	-6409.5	302.71
679	COM60	-6436.5	302.71
680	COM58	-6463.5	302.71
681	COM56	-6490.5	302.71
682	COM54	-6517.5	302.71
683	COM52	-6544.5	302.71
684	COM50	-6571.5	302.71
685	COM48	-6598.5	302.71
686	COM46	-6625.5	302.71
687	COM44	-6652.5	302.71
688	COM42	-6679.5	302.71
689	COM40	-6706.5	302.71
690	L-Mark-L(Left)	-5440.21	350.72
691	L-Mark-R(Right)	5440.21	350.72
692	L-Mark-B(Bottom)	6542.56	-160.81

# 5. Block diagram



# 6. PIN DESCRIPTION

# 6.1 Power Supply

Name	I/O	Description
VDD	Supply	Power supply for logic circuit.
VDD1	Supply	Power supply for OSC circuit.
VDD2	Supply	Power supply for Booster circuit.
VDD3	Supply	Power supply for LCD.
VDD4	Supply	Power supply for LCD.
VDD5	Supply	Power supply for LCD.
VSS	Supply	Ground for logic circuit. Ground system should be connected together.
VSS1	Supply	Ground for OSC circuit. Ground system should be connected together.
VSS2	Supply	Ground for Booster circuit. Ground system should be connected together.
VSS4	Supply	Ground for LCD. Ground system should be connected together.

# 6.2 LCD Power Supply Pins

Name	I/O	Description							
		Positive LCD driver supply voltages.							
V0 <sub>OUT</sub>		V0 <sub>OUT</sub> is the output	voltage of V0 gener	ated by ST7637.					
V0 <sub>IN</sub>	I/O	V0 <sub>IN</sub> is the input pin	of power supply to	generate V0 voltage	e for LCD.				
V0s		V0 <sub>S</sub> is the input pin	of power supply to	sense the V0 voltag	e.				
1 20		V0 <sub>OUT</sub> 、V0 <sub>IN</sub> & V0	s should be connec	ted together by FP0	D.				
		Negative LCD drive	r supply voltages.						
XV0 <sub>OUT</sub>		XV0 <sub>OUT</sub> is the outpu	t voltage of XV0 ge	nerated by ST7637.					
XV0 <sub>IN</sub>	I/O	XV0 <sub>IN</sub> is the input pi	n of power supply to	o generate XV0 volt	age for LCD.				
XV0s		XV0 <sub>S</sub> is the input pin of power supply to sense the XV0 voltage.							
717 00		XV0 <sub>OUT</sub> 、XV0 <sub>IN</sub> &	XV0 <sub>S</sub> should be con	nnected together by	FPC.				
		Bias LCD driver supply voltages.							
		VgouT is the output voltage of Vg generated by ST7637.							
		$Vg_{\text{IN}}$ is the input pin of power supply to generate Vg voltage for LCD.							
		Vgs is the input pin of power supply to sense the Vg voltage.							
		Vg <sub>OUT</sub> 、Vg <sub>IN</sub> & Vg <sub>S</sub> should be connected together by FPC.							
Vg <sub>out</sub>		Vm is the I/O pin of LCD bias supply voltage							
Vg <sub>IN</sub>		Voltages should have the following relationship;							
	I/O	V0 > Vg > Vm > VSS > XV0.							
Vg <sub>S</sub>		VDDA-0.7V > Vm >	0.7V.						
Vm		VddA <3V:2 x VDD	A Vg 3V; VddA	3V:2 x VDDA V	′g>1.8V				
		When the internal power circuit is active, these voltages are generated as following table according							
		to the state of LCD	bias.						
		LCD bias	Vg	Vm					
		1/N bias	(2/N) x V0	(1/N) x V0	NOTE: N = 5 to 12				

# 6.3 System Control

Name	I/O	Description
CLS	ı	When using internal clock oscillator, connect CLS to VDD.
CLS	ı	When using external clock oscillator, connect CLS to VSS.
01 1/0		When using internal clock oscillator, it's oscillator output.
CL	I/O	When using external clock oscillator, it's clock input.
CSEL	I	This PIN should connect to VDD.
TCAP	I/O	Test pin. Left it opens.
VREF	0	Reference voltage output for monitor only. Left it opened.
VPP	I	When writing OTP, it needs external power supply voltage 7.5V~7.75V input to write successfully.

# 6.4 Microprocessor Interface

		sor intertac	-			<b>.</b>			
Name	I/O					Description			
/RST		Reset input pin							
	·	When /RST is	s "L", init	ializatio	n is exe	cuted.			
		Parallel / Seri	al data i	nput sel	ect inpu	t			
			IF3	IF2	IF1	MPU interface type			
			Н	Н	Н	80 series 16-bit parallel			
			Н	Н	L	80 series 8-bit parallel			
IF[3:1]			Н	L	Н	68 series 16-bit parallel			
[0.1]	'		Н	L	L	68 series 8-bit parallel			
			L	Н	Н	8-bit serial (4 line)			
			L	Н	L	9-bit serial (3 line)			
		Note:							
		Refer to Tab	le 7.2-1	for deta	il interl	ace connections.			
		Chip select in	put pins	i					
/CS	I	Data / Instruc	tion I/O	is enable	ed only	when /CS is "L". When chip se	lect is non-active, D0 to D15		
		become high	impedaı	nce.					
		Register selec	ct input	pin					
		In parallel interface:							
4.0		A0 = "H": D0 to D15 or SI are display data							
A0	'	A0 = "L": D0 t	o D15 o	r SI are	control	Command			
		In 3-line/4-line	e interfa	ce:					
		This pad will b	oe used	for SCL	function	1.			

		RW_V	VR pin is only use	ed in paralle	I interface.			
			MPU type	RW_WR	Description			
					Read / Write control input pin			
			6800-series	RW	Write status: RW = "L".			
RW_WR	- 1				Read status: RW = "H".			
					Write enable clock input pin			
			8080-series	/WR	The data on D0 to D15 are latched at the rising			
					edge of the /WR signal.			
		When	in the serial inter	face, conne	ct it to VDD.			
		E_RD	pin is only used i	n parallel in	terface.			
			MPU Type	E_RD	Description			
					Enable clock pin:			
					Write status: The data on D0 to D15 are latched at			
		ı	6800-series	Е	the falling edge of the E signal.			
E_RD	ı				Read status: The data on D0 to D15 are latched at			
					the rising edge of the E signal.			
					Read enable clock input pin			
		When	8080-series	/RD	The data on D0 to D15 are latched at the falling			
					edge of the /WR signal.			
			Vhen in the serial interface, connect it to VDD.					
		They	connect to the sta	ındard 8-bit	or 16 bit MPU bus via the 8/16 –bit bi-directional bus.			
	I/O	When	the following inte	rface is sele	ected and the /CS pin is high, the following pins becom	ne high		
		imped	ance.					
D15 to D0		1. In	8-bit parallel: D1	5-D8 pins a	re in the state of high impedance should connect to VI	DD.		
		2. In	. In 3-line/4-line interface D0 pad will be used for SI function					
		3. In	In 4-line interface D1 pad will be used for A0 function					
		4. In	Serial interface:	unused pins	s are in the state of high impedance should connect to	VDD.		
		SI is u	sed to input seria	ıl data when	the serial interface is selected.(3 line and 4 line)			
SI	I	It is used by "D0" pad, See Table 7.2-1.						
		SCL is used to input serial clock when the serial interface is selected.						
SCL	ı		•		edge. (3 line and 4 line)			
JOL	'		sed by "A0" pad ,					
TE	0		g effect output.	- Tubic I				
IE	0	realli	g enect output.					

# **ST7637**

/EXT	I	OTP burn-in control Pin.
		There is a pull-high resistor between /EXT & VDD in ST7637.
		When burning OTP, please add an external VSS on /EXT. (needs external power supply
		voltage VPP=7.5V~7.75V)

# NOTE:


- 1. Microprocessor interface pins should not be floating in any operation mode.
- 2. Unused pin should connect to VDD (Supply Digital Voltage).

# 6.5 LCD DRIVER OUTPUTS

Name	I/O	Description						
		LCD segment driver outputs						
		The display data and the M signal control the output voltage of segment driver.						
			Display data	M (Internal)	Segment driver output voltage			
SEG0					Normal display	Reverse display		
to	0		Н	Н	Vg	VSS		
SEG395			Н	L	VSS	Vg		
			L	Н	VSS	Vg		
			L	L	Vg	VSS		
			Sleep-Ir	mode	VSS	VSS		
		LCD common driver outputs						
		The internal scanning data and M signal control the output voltage of common driver.						
			Scan data	M (Internal)	Common driv	er output voltage		
COM0	0		Н	Н		XV0		
to COM131			Н	L		V0		
			L	Н		Vm		
			L	L		Vm		
			Sleep	o-In mode	,	VSS		

Name	I/O	Description			
DETGBI	ITO	DETGBI must connect to DETGBO by ITO which run a ring on LCM glass.			
DETGBO					

# **Driving Waveform**



## ST7637 I/O PIN ITO Resister Limitation


Pin Name	ITO Resister
VDD, VDD1~VDD5, VSS,VSS1,VSS2,VSS4,SI(in serial interface is D0)	<100Ω
$V0_{IN},V0_{OUT},V0_S,XV0_{IN},XV0_{OUT},XV0_S,Vg_{IN},Vg_{OUT},Vg_S,Vm$	<300Ω
VPP	<50Ω
A0, E_RD, RW_WR, /CS, D0(in parellel interface),D1,D15, (SCL), TE	<1KΩ
/RST	<10ΚΩ
IF[3:1], CLS, CSEL, /EXT	<1ΚΩ
TCAP, CL, VREF	Floating

# NOTE:

1. Make sure that the ITO resistance of COM0 ~ COM131 is equal, and so is it of SEG0 ~ SEG395.

These limitations include the bottleneck of ITO layout.

2. ITO layout suggestion is shown as below:



# 7. FUNCTIONAL DESCRIPTION

# 7.1 MICROPROCESSOR INTERFACE

# **Chip Select Input**

/CS pin is chip selection. The ST7637 is active when /CS=L. In serial interface mode, the internal shift register and the counter are reset when /CS=H.

# 7.2 Selecting Parallel / Serial Interface

ST7637 has six types of interfaces with an MPU, which are two serial and four parallel interfaces. These parallel or serial interfaces are determined by IF pin as shown in Table 7.2-1.

I/F Mode		le		Pin Assignment							
IF3	IF2	IF1	I/F Description	/CS	Α0	E_RD	RW_WR	Used Data Bus	D1	D0	
Н	Н	Н	80 serial 16-bit parallel	/CS	A0	/RD	WR	D15~D2	D1	D0	
Н	Н	L	80 serial 8-bit parallel	/CS	A0	/RD	WR	D7~D2	D1	D0	
Н	L	Н	68 serial 16-bit parallel	/CS	A0	E	R/W	D15~D2	D1	D0	
Н	L	L	68 serial 8-bit parallel	/CS	A0	E	R/W	D7~D2	D1	D0	
L	Н	Н	8-bit SPI mode (4 line)	/CS	SCL				A0	SI	
L	Н	L	9-bit SPI mode (3 line)	/CS	SCL					SI	

Table 7.2-1 Parallel / Serial Interface Mode


NOTE: When these pins are set to any other combination, A0, E\_RD and RW\_WR inputs are disabled and D0 to D15 are to be high impedance.

# 7.2.1. 8-bit or 16-bit Parallel Interface

The ST7637 identifies the type of the data bus signals according to the combination of A0, /RD (E) and /WR (W/R) signals, as shown in Table 7.2-2.

Common	6800-series		8080-series		Description	
Α0	RW	E	/WR	/RD	Description	
Н	Н	1	Н	↓	Display data read out	
Н	Н	1	Н	<b>↓</b>	Register status read	
L	L	<b>↓</b>	1	Н	Instruction write	
Н	L	<b>↓</b>	1	Н	Display data write	

Table 7.2-2 Parallel Data Transfer






Figure 7.2-3 Parallel Data Transfer Example Chart

#### Relation between Data Bus and Gradation Data

ST7637 offers 256 color, 4096 color display, 65K color display, and truncated 262K color display, truncated 16M color display. When using 256 colors, 4096, 65K, 262K, and 16M color display; you can specify color for each of R, G, and B using the palette function. Use the command for switching between these modes.

## (1) 256 color input mode

#### 1. 8-bit interface

**D7**, **D6**, **D5**, **D4**, **D3**, **D2**, **D1**, **D0**: **RRRGGGBB** 1st -write

There is only 1 write operation for 1 pixel data.

1 pixel data is written in the display data RAM when 1st -write operation finishes.

## 2. 16-bit interface

1 pixel data is written in the display data RAM when 1st -write operation finishes. "X" are ignored dummy bits.

# (2) 4096-color display

(1-1) Type A 4096 color display

# ST7637

#### 1. 8-bit mode

 D7, D6, D5, D4, D3, D2, D1, D0: RRRRGGGG
 1st-write

 D7, D6, D5, D4, D3, D2, D1, D0: BBBBRRRR
 2nd-write

 D7, D6, D5, D4, D3, D2, D1, D0: GGGGBBBB
 3rd-write

There are 3 write operations for 2 pixel data.

1st pixel data is written in the display data RAM when 2nd –write operation finishes, and 2nd pixel data is written in the display data RAM when 3rd–write operation finishes.

#### 2. 16-bit mode

D15, D14, D13, D12, D11, D10, D9, D8, D7, D6, D5, D4, D3, D2, D1, D0: RRRRGGGGBBBBXXXX 1st-write There is only 1 write operation for 1 pixel data.

1 pixel data is written in the display data RAM when 1st -write operation finishes. "X" are ignored dummy bits.

## (1-2) Type B 4096 color display

#### 1. 8-bit mode

D7, D6, D5, D4, D3, D2, D1, D0: XXXXRRR 1st-write
D7, D6, D5, D4, D3, D2, D1, D0: GGGGBBBB 2nd-write

There are 2 write operations for 1 pixel data.

1st pixel data is written in the display data RAM when 2nd -write operation finishes. "X" are ignored dummy bits.

#### 2. 16-bit mode

# D15, D14, D13, D12, D11, D10, D9, D8, D7, D6, D5, D4, D3, D2, D1, D0: XXXXRRRGGGGBBBB 1st-write

There is only 1 write operation for 1 pixel data.

1 pixel data is written in the display data RAM when 1st -write operation finishes. "X" are ignored dummy bits.

#### (3) 65K color input mode

#### 1. 8-bit mode

D7, D6, D5, D4, D3, D2, D1, D0: RRRRGGG 1st-write
D7, D6, D5, D4, D3, D2, D1, D0: GGGBBBBB 2nd-write

There are 2 write operations for 1 pixel data.

1st pixel data is written in the display data RAM when 2nd -write operation finishes.

## 2. 16-bit mode

## D15, D14, D13, D12, D11, D10, D9, D8, D7, D6, D5, D4, D3, D2, D1, D0: RRRRGGGGGGBBBBB

There is only 1 write operation for 1 pixel data.

1 pixel data is written in the display data RAM when 1st -write operation finishes.

#### (4) Truncated 262K color input mode

#### 1. 8-bit mode

D7, D6, D5, D4, D3, D2, D1, D0: RRRRRXX 1st-write
D7, D6, D5, D4, D3, D2, D1, D0: GGGGGGXX 2nd-write
D7, D6, D5, D4, D3, D2, D1, D0: BBBBBBXX 3rd-write

There are 3 write operations for 1 pixel data.

1st pixel data is written in the display data RAM when 3rd-write operation finishes. "X" are ignored dummy bits.

#### 2. 16 bit mode

1st pixel data is written in the display data RAM when 2nd -write operation finishes. "X" are ignored dummy bits.

## (5) Truncated 16M color input mode

#### 1. 8-bit mode

D7, D6, D5, D4, D3, D2, D1, D0: RRRRRRR 1st-write
D7, D6, D5, D4, D3, D2, D1, D0: GGGGGGG 2nd-write
D7, D6, D5, D4, D3, D2, D1, D0: BBBBBBBB 3rd-write

There are 3 write operations for 1 pixel data.

1st pixel data is written in the display data RAM when 3rd-write operation finishes. "X" are ignored dummy bits.

## 2. 16 bit mode

D15, D14, D13, D12, D11, D10, D9, D8, D7, D6, D5, D4, D3, D2, D1, D0: RRRRRRRGGGGGGG 1st-write
D15, D14, D13, D12, D11, D10, D9, D8, D7, D6, D5, D4, D3, D2, D1, D0: BBBBBBBBXXXXXXXXX 2nd-write
There are 2 write operations for 1 pixel data.

1st pixel data is written in the display data RAM when 2nd -write operation finishes. "X" are ignored dummy bits.

NOTE: 7637 offer read DDRAM function only in 65K color mode.


## 7.2.2. 8- and 9-bit Serial Interface

The 8-bit serial interface uses four pins /CS, SI, SCL, and A0 to write in commands and data. Meanwhile, the 9-bit serial interface uses three pins /CS, SI and SCL for the same purpose.


Data read is not available in the serial interface. Data must write to IC with 8 bits for each time. The relation between grav-scale data and data bus in the serial input is the same as that in the 8-bit parallel interface mode at every gradation.

#### (1) 8-bit serial interface (4-line)


When entering data (parameters): A0= HIGH at the rising edge of the 8<sup>th</sup> SCL.



When entering command: A0= LOW at the rising edge of the 8th SCL




When entering reading command:




(2) 9-bit serial interface (3-line)


When entering data (parameters): SI= HIGH at the rising edge of the 1st SCL.



When entering command: SI= LOW at the rising edge of the 1<sup>st</sup> SCL.



When entering reading command:



- If /CS is set to HIGH while the 8 bits from D7 to D0 are entered, the data concerned is invalidated. Before entering succeeding sets of data, you must correctly input the data concerned again.
- In order to avoid data transfer error due to incoming noise, it is recommended to set /CS at HIGH on byte basis to initialize the serial-to-parallel conversion counter and the register.


## 7.2.3. 8-bit and 9-bit Serial Interface Data Color Coding

# 8-bit serial interface (4-line)

(1) R 3-bit, G 3-bit, B 2-bit, 256 colors

There is 1 pixel ( = 3 sub-pixels ) per byte.

There is 1 pixel ( = 3 sub-pixels ) per byte.




Note: R2, G2, B1 are the most significant bits and R0, G0, B0 are the least significant bits.

# (2) R 4-bit, G 4-bit, B 4-bit, 4,096 colors — Type A

There are 2 pixel ( = 3 sub-pixels ) per 3 byte.

There are 2 pixel ( = 3 sub-pixels ) per 3 byte.




Note: R3, G3, B3 are the most significant bits and R0, G0, B0 are the least significant bits.

# (3) R 4-bit, G 4-bit, B 4-bit, 4,096 colors — Type B

There is 1 pixel ( = 3 sub-pixels ) per 2 bytes.

There is 1 pixel ( = 3 sub-pixels ) per 2 bytes.




Note: R3, G3, B3 are the most significant bits and R0, G0, B0 are the least significant bits.

# (4) R 5-bit, G 6-bit, B 5-bit, 65,536 colors

There is 1 pixel ( = 3 sub-pixels ) per 2 byte.

There is 1 pixel ( = 3 sub-pixels ) per 2 byte.




Note: R4, G5, B4 are the most significant bits and R0, G0, B0 are the least significant bits.

#### (5) R 5-bit, G 6-bit, B 5-bit, 262,144 colors

There is 1 pixel ( = 3 sub-pixels ) per 3 byte.

There is 1 pixel ( = 3 sub-pixels ) per 3 byte.




Note: R7, G7, B7 are the most significant bits and R2, G2, B2 are the least significant bits.

#### (6) R 8-bit, G 8-bit, B 8-bit, 16M colors

There is 1 pixel ( = 3 sub-pixels ) per 3 byte.

There is 1 pixel ( = 3 sub-pixels ) per 3 byte.




Note: R7, G7, B7 are the most significant bits and R0, G0, B0 are the least significant bits.

## 9-bit serial interface (3-line)

# (1) R 3-bit, G 3-bit, B 2-bit, 256 colors

There is 1 pixel ( = 3 sub-pixels ) per byte.

There is 1 pixel ( = 3 sub-pixels ) per byte.




Note: R2, G2, B1 are the most significant bits and R0, G0, B0 are the least significant bits.

# (2) R 4-bit, G 4-bit, B 4-bit, 4,096 colors - Type A

There are 2 pixel ( = 3 sub-pixels ) per 3 byte.

There are 2 pixel ( = 3 sub-pixels ) per 3 byte.




Note: R3, G3, B3 are the most significant bits and R0, G0, B0 are the least significant bits.

## (3) R 4-bit, G 4-bit, B 4-bit, 4,096 colors - Type B

There is 1 pixel ( = 3 sub-pixels ) per 2 bytes.

There is 1 pixel ( = 3 sub-pixels ) per 2 bytes.




Note: R3, G3, B3 are the most significant bits and R0, G0, B0 are the least significant bits.

# (4) R 5-bit, G 6-bit, B 5-bit, 65,536 colors

There is 1 pixel ( = 3 sub-pixels ) per 2 byte.

There is 1 pixel ( = 3 sub-pixels ) per 2 byte.




Note: R4, G5, B4 are the most significant bits and R0, G0, B0 are the least significant bits.

#### (5) R 5-bit, G 6-bit, B 5-bit, 262,144 colors

There is 1 pixel ( = 3 sub-pixels ) per 3 byte.

There is 1 pixel ( = 3 sub-pixels ) per 3 byte.




Note: R7, G7, B7 are the most significant bits and R2, G2, B2 are the least significant bits.

# (6) R 8-bit, G 8-bit, B 8-bit, 16M colors

There is 1 pixel ( = 3 sub-pixels ) per 3 byte.

There is 1 pixel ( = 3 sub-pixels ) per 3 byte.




Note: R7, G7, B7 are the most significant bits and R0, G0, B0 are the least significant bits.

# 7.3 ACCESS TO DDRAM AND INTERNAL REGISTERS

ST7637 realizes high-speed data transfer because the access from MPU is a sort of pipeline processing done via the bus holder attached to the internal, requiring the cycle time alone without needing the wait time.

For example, when MPU writes data to the DDRAM, the data is once held by the bus holder and then written to the DDRAM before the succeeding write cycle is started. When MPU reads data from the DDRAM, the first read cycle is dummy and the bus holder holds the data read in the dummy cycle, and then it read from the bus holder to the system bus in the succeeding read cycle. Figure 7.3-1 illustrates these relations.

## In 80-series interface mode:







Figure 7.3-1

# 7.4 DISPLAY DATA RAM (DDRAM)

# 7.4.1. DDRAM

It is 132 X 132 X 16 bits capacity RAM prepared for storing dot data. Refer to the following memory map for the RAM configuration.

## **Memory Map**



You can change position of R and B with MADCTR command.

#### 7.4.2. Address Control

The address counter sets the addresses of the display data RAM for writing.

Data is written pixel into the RAM matrix of ST7637. The data for one pixel or two pixels is collected (RGB 5-6-5-bit), according to the data formats. As soon as this pixel-data information is complete, the "Write access" is activated on the RAM. The locations of RAM are addressed by the address pointers. The address ranges are X=0 to X=131 (83h) and Y=0 to Y=131 (83h). Addresses outside these ranges are not allowed.

Before writing to the RAM, a window must be defined into which will be written. The window is programmable via the command registers XS, YS designating the start address and XE, YE designating the end address.

For example the whole display contents will be written, the window is defined by the following values: XS=0 (0h) YS=0 (0h) and XE=131 (83h), YE=131 (83h).

In vertical addressing mode (MV=1), the Y-address increments after each byte, after the last Y-address (Y=YE), Y wraps around to YS and X increments to address the next column. In horizontal addressing mode (MV=0), the X-address increments after each byte, after the last X-address (X=XE), X wraps around to XS and Y increments to address the next row. After the every last address (X=XE and Y=YE) the address pointers wrap around to address (X=XS and Y=YS). For flexibility in handling a wide variety of display architectures, the commands "CASET, RASET" and "MADCTR", define flags MV, MX and MY, which allows mirroring of the X-address and Y-address. All combinations of flags are allowed. Figure 7.4-1show the available combinations of writing to the display RAM. When MX, MY and MV will be changed the data must be rewritten to the display RAM.

For each image condition, the controls for the column and row counters apply as below:

Condition	Column Counter	Row Counter
When RAMWR command is accepted	Return to "Start	Return to "Start
	Column (XS)"	Row (YS)"
Complete Pixel Read / Write action	Increment by 1	No change
The Column counter value is larger than "End Column (XE)"	Return to "Start	Increment by 1
	Column (XS)"	
The Column counter value is larger than "End Column (XE)" and	Return to "Start	Return to "Start
the Row counter value is larger than "End Row (YE)"	Column (XS)"	Row (YS)"




Figure 7.4-1 Frame Data Write Direction According to the MADCTR parameters (MV, MX and MY)

# **ST7637**

#### 7.4.3. I/O Buffer Circuit

It is the bi-directional buffer used when MPU reads or writes the DDRAM. Since MPU's read or write of DDRAM is performed independently from data output to the display data latch circuit, asynchronous access to the DDRAM when the LCD is turned on does not cause troubles such as flicking of the display images.

#### 7.4.4. Scroll Address Circuit

The circuit associates lines on DDRAM with COM output. ST7637 processes signals for the liquid crystal display on 1-line basis. Thus, when specifying a specific area in the area scroll display or partial display, you must designate it in line.


# 7.4.5. Display data Latch Circuit

This circuit is used to temporarily hold display data to be output from the DDRAM to the SEG decoder circuit. Since display normal/inverse and display on/off commands are used to control data in the latch circuit alone, they do not modify data in the DDRAM.


## 7.4.6. Normal Display On or Partial Mode On, Vertical Scroll Off

In this mode, contents of the frame memory within an area where column address is 00h to 83h and row address is 00h to 83h is displayed.

To display a dot on leftmost top corner, store the dot data at (column address, row address) = (0,0). Example 1) Normal Display On



Example2) Partial Display On: PSL[6:0] = 04h, PEL[6:0] = 80h, MADCTR (ML)=0



### 7.4.7. Vertical Scroll/Rolling Scroll

### 7.4.7.1. Rolling Scroll

There is just one types of vertical scrolling, which are determined by the commands "Vertical Scrolling Definition" (33h) and "Vertical Scrolling Start Address" (37h).






Figure 7.4-2 Rolling Scroll Definition

When Vertical Scrolling Definition Parameters (TFA+VSA+BFA) =132. In this case, 'rolling' scrolling is applied as shown below. All the memory contents will be used.

Example1) Panel size=132 x 132, TFA =3, VSA=127, BFA=2, SSA=4, MADCTR ML=0: Rolling Scroll



Example2) Panel size=132 x 132, TFA =3, VSA=127, BFA=2, SSA=4, MADCTR ML=1: Rolling Scroll (TFA and BFA are exchanged)



#### 7.4.7.2. Vertical Scroll Example


There are 2 types of vertical scrolling, which are determined by the commands "Vertical Scrolling Definition" (33h) and "Vertical Scrolling Start Address" (37h).

Case 1: TFA + VSA + BFA<132


N/A. Do not set TFA + VSA + BFA<132. In that case, unexpected picture will be shown.

Case 2: TFA + VSA + BFA=132 (Rolling Scrolling)

Example1) When MADCTR parameter ML="0", TFA=0, VSA=132, BFA=0 and VSCSAD=40.




Example2) When MADCTR parameter ML="1", TFA=10, VSA=122, BFA=0 and VSCSAD=30.



### 7.4.8. Tearing Effect Output Line

The Tearing Effect output line supplies to the MPU a Panel synchronization signal. This signal can be enabled or disabled by the Tearing Effect Line Off & On commands. The signal can be used by the MPU to synchronize Frame Memory Writing when displaying video images.

### 7.4.8.1. Tearing Effect Line Modes



**Mode 1**, the Tearing Effect Output signal consists of V-Sync (tVHD) information. It starts at 124th line signal and ends at the 132th line signal. There is one high pulse during each frame.

**Mode 2**, the Tearing Effect Output signal consists of both H-Sync(tHDH) and V-Sync(tVDH) information. TE pin outputs tHDH pulse on each COM scan signal. During 124th ~ 132th line signal, it output a high pulse which equals: 1 tHDH + 1 tVDH.

Note: During Sleep In Mode, the Tearing Effect Output Pin is active Low.

### 7.4.8.2. Tearing Effect Line Timing

The Tearing Effect signal is described below:





Figure 7.4-3 AC characteristics of Tearing Effect Signal


Idle Mode Off (Frame Rate = 77Hz)

Symbol	Parameter	Min	Тур	Max	Unit	Description
tvdl	Vertical Timing Low Duration		11.4		ms	Mode1
tvрн	Vertical Timing High Duration	1	1.6		ms	Model
thdl	Horizontal Timing Low Duration	-	92		us	Mode2
<b>t</b> HDH	Horizontal Timing High Duration	3	6		us	iviouez


Note: The signal's rise and fall times (tf, tr) are stipulated to be equal to or less than 15ns.




**Example 1: MPU Write is faster than Panel Read.** 




Data write to Frame Memory is now synchronized to the Panel Scan. It should be written during the vertical sync pulse of the Tearing Effect Output Line. This ensures that data is always written ahead of the panel scan and each Panel Frame refresh has a complete new image:



**Example 2: MPU Write is slower than Panel Read.** 



The MPU to Frame Memory write begins just after Panel Read has commenced i.e. after one horizontal sync pulse of the Tearing Effect Output Line. This allows time for the image to download behind the Panel Read pointer and finishing download during the subsequent Frame before the Read Pointer "catches" the MPU to Frame memory write position.



## 7.5 Gray-Scale Display

ST7637 incorporates a 4FRC & 31 PWM function circuit to display a 64 gray-scale display.

### 7.6 Oscillation circuit

This is on-chip oscillator without external resistor. When the internal oscillator is used, CLS must connect to VDD; when the external oscillator is used, CL could be input pin. This oscillator signal is used in the voltage converter and display timing generation circuit.

# 7.7 Display Timing Generator Circuit

This circuit generates some signals to be used for displaying LCD. The display clock CL (internal), which is generated by oscillation clock, generates the clock for the line counter and the signal for the display data latch. The line address of on-chip RAM is generated in synchronization with the display clock and the display data latch circuit latches the 132-bits display data in synchronization with the display clock. The display data, which is read to the LCD driver, is completely independent of the access to the display data RAM from the microprocessor. The display clock generates an LCD AC signal (M), which enables the LCD driver to make an AC drive waveform, and also generates an internal common timing signal and start signal to the common driver. The frame signal or the line signal changes the M by setting internal instruction. Driving waveform and internal timing signal are shown in Figure 7.7-1.




Figure 7.7-1 2-frame AC Driving Waveform (Duty Ratio: 1/132)




Figure 7.7-2 N-Line Inversion Driving Waveform (N=10, Duty Ratio=1/132)

### 7.8 POWER LEVEL DEFINITION

#### 7.8.1. Power ON/OFF SEQUENCE

NOTE: VDDI=VDD, VDD1; VDDA=VDD2, VDD3, VDD4, VDD5

During power off, if LCD is in the Sleep Out mode, VDDA and VDDI must be powered down minimum 120msec after /RST has been released.

During power off, if LCD is in the Sleep In mode, VDDI or VDDA can be powered down minimum 0msec after /RST has been released.

/CS can be applied at any timing or can be permanently grounded. /RST has priority over /CS.


If /RST line is not held stable by host during Power On Sequence as defined in Sections case1 and case2, then it will be necessary to apply a Hardware Reset (/RST) after Host Power On Sequence is complete to ensure correct operation.

Otherwise function is not guaranteed.

The power on/off sequence is illustrated below:

## Case 1 - /RST line is held High or Unstable by Host at Power On


If /RST line is held High or unstable by the host during Power On, then a Hardware Reset must be applied after both VDDA and VDDI have been applied – otherwise correct functionality is not guaranteed. There is no timing restriction upon this hardware reset.



Note: Unless otherwise specified, timings herein show cross point at 50% of signal/power level.

### Case 2 - /RST line is held Low by host at Power On

If /RST line is held Low (and stable) by the host during Power On, then the /RST must be held low for minimum 10µsec after both VDDA and VDDI have been applied.



Note: Unless otherwise specified, timings herein show cross point at 50% of signal/power level.

#### 7.8.2. Power Levels

6 level modes are defined they are in order of Maximum Power consumption to Minimum Power Consumption:

# 1. Normal Mode On (full display), Idle Mode Off, Sleep Out:

In this mode, the display is able to show maximum 65K colors.

### 2. Partial Mode On, Idle Mode Off, Sleep Out:

In this mode part of the display is used with maximum 65K colors.

## 3. Normal Mode On (full display), Idle Mode On, Sleep Out:

In this mode, the full display area is used but with 8 colors.

## 4. Partial Mode On, Idle Mode On, Sleep Out:

In this mode, part of the display is used but with 8 colors.

### 5. Sleep In Mode:


In this mode, the DC:DC converter, internal oscillator and panel driver circuit are stopped. Only the MCU interface and memory works with Digital VDD power supply. Contents of the memory are safe.

#### 6. Power Off Mode:

In this mode, both Analog VDD and Digital VDDI are removed.

Note: Transition between modes 1-5 is controllable by MCU commands. Mode 6 is entered only when both Power supplies are removed.

# POWER FLOW CHART FOR DIFFERENT POWER MODES



Note

1: There is not any abnormal visual effect when there is changing from one power mode to another power mode.

# 7.9 Color Depth Conversion Look Up Table

R input (3bit)	R input (4bit)	R input (5 bit)	R output (6bit)	DODOCT
256 colours	4,096 colors	65,536 colours	262,144 colours	RGBSET
8 bit/pixel mode	12 bit/pixel -mode	16 bit/pixel -mode	18 bit/pixel -mode	Parameter
000	0000	00000	R005 R004 R003 R002 R001 R000	1
001	0001	00001	R015 R014 R013 R012 R011 R010	2
010	0010	00010	R025 R024 R023 R022 R021 R020	3
011	0011	00011	R035 R034 R033 R032 R031 R030	4
100	0100	00100	R045 R044 R043 R042 R041 R040	5
101	0101	00101	R055 R054 R053 R052 R051 R050	6
110	0110	00110	R065 R064 R063 R062 R061 R060	7
111	0111	00111	R075 R074 R073 R072 R071 R070	8
Dummy Input	1000	01000	R085 R084 R083 R082 R081 R080	9
Dummy Input	1001	01001	R095 R094 R093 R092 R091 R090	10
Dummy Input	1010	01010	R105 R104 R103 R102 R127 R100	11
Dummy Input	1011	01011	R115 R114 R113 R112 R111 R110	12
Dummy Input	1100	01100	R125 R124 R123 R122 R121 R120	13
Dummy Input	1101	01101	R135 R134 R133 R132 R131 R130	14
Dummy Input	1110	01110	R145 R144 R143 R142 R141 R140	15
Dummy Input	1111	01111	R155 R154 R153 R152 R151 R150	16
Dummy Input	Dummy Input	10000	R165 R164 R163 R162 R161 R160	17
Dummy Input	Dummy Input	10001	R175 R174 R173 R172 R171 R170	18
Dummy Input	Dummy Input	10010	R185 R184 R183 R182 R181 R180	19
Dummy Input	Dummy Input	10011	R195 R194 R193 R192 R191 R190	20
Dummy Input	Dummy Input	10100	R205 R204 R203 R202 R201 R200	21
Dummy Input	Dummy Input	10101	R215 R214 R213 R212 R211 R210	22
Dummy Input	Dummy Input	10110	R225 R224 R223 R222 R221 R220	23
Dummy Input	Dummy Input	10111	R235 R234 R233 R232 R231 R230	24
Dummy Input	Dummy Input	11000	R245 R244 R243 R242 R241 R240	25
Dummy Input	Dummy Input	11001	R255 R254 R253 R252 R251 R250	26
Dummy Input	Dummy Input	11010	R265 R264 R263 R262 R261 R260	27
Dummy Input	Dummy Input	11011	R275 R274 R273 R272 R271 R270	28
Dummy Input	Dummy Input	11100	R285 R284 R283 R282 R281 R280	29
Dummy Input	Dummy Input	11101	R295 R294 R293 R292 R291 R290	30
Dummy Input	Dummy Input	11110	R305 R304 R303 R302 R301 R300	31
Dummy Input	Dummy Input	11111	R315 R314 R313 R312 R311 R310	32

G input (3bit)	G input (4bit)	G input (6 bit)	G output (6bit)	
256 colours	4,096 colors	65,536 colours	262,144 colours	RGBSET
8 bit/pixel mode	12 bit/pixel -mode	16 bit/pixel -mode	18 bit/pixel -mode	Parameter
000	0000	000000	G005 G004 G003 G002 G001 G000	33
001	0001	000001	G015 G014 G013 G012 G011 G010	34
010	0010	000010	G025 G024 G023 G022 G021 G020	35
011	0011	000011	G035 G034 G033 G032 G031 G030	36
100	0100	000100	G045 G044 G043 G042 G041 G040	37
101	0101	000101	G055 G054 G053 G052 G051 G050	38
110	0110	000110	G065 G064 G063 G062 G061 G060	39
111	0111	000111	G075 G074 G073 G072 G071 G070	40
Dummy Input	1000	001000	G085 G084 G083 G082 G081 G080	41
Dummy Input	1001	001001	G095 G094 G093 G092 G091 G090	42
Dummy Input	1010	001010	G105 G104 G103 G102 G127 G100	43
Dummy Input	1011	001011	G115 G114 G113 G112 G111 G110	44
Dummy Input	1100	001100	G125 G124 G123 G122 G121 G120	45
Dummy Input	1101	001101	G135 G134 G133 G132 G131 G130	46
Dummy Input	1110	001110	G145 G144 G143 G142 G141 G140	47
Dummy Input	1111	001111	G155 G154 G153 G152 G151 G150	48
Dummy Input	Dummy Input	010000	G165 G164 G163 G162 G161 G160	49
Dummy Input	Dummy Input	010001	G175 G174 G173 G172 G171 G170	50
Dummy Input	Dummy Input	010010	G185 G184 G183 G182 G181 G180	51
Dummy Input	Dummy Input	010011	G195 G194 G193 G192 G191 G190	52
Dummy Input	Dummy Input	010100	G205 G204 G203 G202 G201 G200	53
Dummy Input	Dummy Input	010101	G215 G214 G213 G212 G211 G210	54
Dummy Input	Dummy Input	010110	G225 G224 G223 G222 G221 G220	55
Dummy Input	Dummy Input	010111	G235 G234 G233 G232 G231 G230	56
Dummy Input	Dummy Input	011000	G245 G244 G243 G242 G241 G240	57
Dummy Input	Dummy Input	011001	G255 G254 G253 G252 G251 G250	58
Dummy Input	Dummy Input	011010	G265 G264 G263 G262 G261 G260	59
Dummy Input	Dummy Input	011011	G275 G274 G273 G272 G271 G270	60
Dummy Input	Dummy Input	011100	G285 G284 G283 G282 G281 G280	61
Dummy Input	Dummy Input	011101	G295 G294 G293 G292 G291 G290	62
Dummy Input	Dummy Input	011110	G305 G304 G303 G302 G301 G300	63
Dummy Input	Dummy Input	011111	G315 G314 G313 G312 G311 G310	64
Dummy Input	Dummy Input	100000	G325 G324 G323 G322 G321 G320	65
Dummy Input	Dummy Input	100001	G335 G334 G333 G332 G331 G330	66

Dummy Input	Dummy Input	100010	G345 G344 G343 G342 G341 G340	67
Dummy Input	Dummy Input	100011	G355 G354 G353 G352 G351 G350	68
Dummy Input	Dummy Input	100100	G365 G364 G363 G362 G361 G360	69
Dummy Input	Dummy Input	100101	G375 G374 G373 G372 G371 G370	70
Dummy Input	Dummy Input	100110	G385 G384 G383 G382 G381 G380	71
Dummy Input	Dummy Input	100111	G395 G394 G393 G392 G391 G390	72
Dummy Input	Dummy Input	101000	G405 G404 G403 G402 G401 G400	73
Dummy Input	Dummy Input	101001	G415 G414 G413 G412 G411 G410	74
Dummy Input	Dummy Input	101010	G425 G424 G423 G422 G421 G420	75
Dummy Input	Dummy Input	101011	G435 G434 G433 G432 G431 G430	76
Dummy Input	Dummy Input	101100	G445 G444 G443 G442 G441 G440	77
Dummy Input	Dummy Input	101101	G455 G455 G453 G452 G451 G450	78
Dummy Input	Dummy Input	101110	G465 G464 G463 G462 G461 G460	79
Dummy Input	Dummy Input	101111	G475 G474 G473 G472 G471 G470	80
Dummy Input	Dummy Input	110000	G485 G484 G483 G482 G481 G480	81
Dummy Input	Dummy Input	110001	G495 G494 G493 G492 G491 G490	82
Dummy Input	Dummy Input	110010	G505 G504 G503 G502 G501 G500	83
Dummy Input	Dummy Input	110011	G515 G514 G513 G512 G511 G510	84
Dummy Input	Dummy Input	110100	G525 G524 G523 G522 G521 G520	85
Dummy Input	Dummy Input	110101	G535 G534 G533 G532 G531 G530	86
Dummy Input	Dummy Input	110110	G545 G544 G543 G542 G541 G540	87
Dummy Input	Dummy Input	110111	G555 G554 G553 G552 G551 G550	88
Dummy Input	Dummy Input	111000	G565 G564 G563 G562 G561 G560	89
Dummy Input	Dummy Input	111001	G575 G574 G573 G572 G571 G570	90
Dummy Input	Dummy Input	111010	G585 G584 G583 G582 G581 G580	91
Dummy Input	Dummy Input	111011	G595 G594 G593 G592 G591 G590	92
Dummy Input	Dummy Input	111100	G605 G604 G603 G602 G601 G600	93
Dummy Input	Dummy Input	111101	G615 G614 G613 G612 G611 G610	94
Dummy Input	Dummy Input	111110	G625 G624 G623 G622 G621 G620	95
Dummy Input	Dummy Input	111111	G635 G634 G633 G632 G631 G630	96

B input (3bit) 256 colours	B input (4bit) 4,096 colors	B input (5 bit) 65,536 colours	B output (6bit) 262,144 colours	RGBSET Parameter
8 bit/pixel mode	12 bit/pixel -mode	16 bit/pixel -mode	18 bit/pixel -mode	
000	0000	00000	B005 B004 B003 B002 B001 B000	97
001	0001	00001	B015 B014 B013 B012 B011 B010	98
010	0010	00010	B025 B024 B023 B022 B021 B020	99
011	0011	00011	B035 B034 B033 B032 B031 B030	100
100	0100	00100	B045 B044 B043 B042 B041 B040	127
101	0101	00101	B055 B054 B053 B052 B051 B050	102
110	0110	00110	B065 B064 B063 B062 B061 B060	103
111	0111	00111	B075 B074 B073 B072 B071 B070	104
Dummy Input	1000	01000	B085 B084 B083 B082 B081 B080	105
Dummy Input	1001	01001	B095 B094 B093 B092 B091 B090	106
Dummy Input	1010	01010	B105 B104 B103 B102 B127 B100	107
Dummy Input	1011	01011	B115 B114 B113 B112 B111 B110	108
Dummy Input	1100	01100	B125 B124 B123 B122 B121 B120	109
Dummy Input	1101	01101	B135 B134 B133 B132 B131 B130	110
Dummy Input	1110	01110	B145 B144 B143 B142 B141 B140	111
Dummy Input	1111	01111	B155 B154 B153 B152 B151 B150	112
Dummy Input	Dummy Input	10000	B165 B164 B163 B162 B161 B160	113
Dummy Input	Dummy Input	10001	B175 B174 B173 B172 B171 B170	114
Dummy Input	Dummy Input	10010	B185 B184 B183 B182 B181 B180	115
Dummy Input	Dummy Input	10011	B195 B194 B193 B192 B191 B190	116
Dummy Input	Dummy Input	10100	B205 B204 B203 B202 B201 B200	117
Dummy Input	Dummy Input	10101	B215 B214 B213 B212 B211 B210	118
Dummy Input	Dummy Input	10110	B225 B224 B223 B222 B221 B220	119
Dummy Input	Dummy Input	10111	B235 B234 B233 B232 B231 B230	120
Dummy Input	Dummy Input	11000	B245 B244 B243 B242 B241 B240	121
Dummy Input	Dummy Input	11001	B255 B254 B253 B252 B251 B250	122
Dummy Input	Dummy Input	11010	B265 B264 B263 B262 B261 B260	123
Dummy Input	Dummy Input	11011	B275 B274 B273 B272 B271 B270	124
Dummy Input	Dummy Input	11100	B285 B284 B283 B282 B281 B280	125
Dummy Input	Dummy Input	11101	B295 B294 B293 B292 B291 B290	126
Dummy Input	Dummy Input	11110	B305 B304 B303 B302 B301 B300	127
Dummy Input	Dummy Input	11111	B315 B314 B313 B312 B311 B310	128

## 7.10 Liquid Crystal Driver Power Circuit

The Power Supply circuits generate the voltage levels necessary to drive liquid crystal driver circuits with low power consumption and the fewest components. There are voltage converter circuits, voltage regulator circuits, and voltage follower circuits. They are controlled by power control instruction. For details, refers to "Instruction Description". Figure 7.10-1 shows the referenced combinations in using Power Supply circuits.





Figure 7.10-1 DC/DC Booster Block Diagram

### 7.10.1. Voltage Regulator Circuits

There is a built-in voltage regulator circuits in ST7637 for generating V0. After internal voltage is regulated by voltage regulator circuit, V0 is generated. Detail explanation of V0 set is listed below:

## 7.10.1.1. SET V0 (Temperatue = 24 )



- a is a fixed constant value (see Table 7.10-2).
- b is a fixed constant value (see Table 7.10-2).
- Vop [8:0] is the programmed VOP value. The programming range for Vop[8:0] is 0 to 410 (19Ahex).
- The range of contrast is 128 steps for fine tuning VOP.

SYMBOL	VALUE	UNIT
а	3.6	V
b	0.04	V

Table 7.10-2

The Vop [8:0] value must be in the V0 programming range as given in Figure 7.10-3. Evaluating V0 equation, values outside the programming range indicated in many result. V0 range equals from 3.6V to 18V (V0=3.6+{vop[8:0]+vop-offset[8:0]+(EV[6:0]-3Fh)}x0.04).




Figure 7.10-3 V0 programming range

As the programming range for the internally generated V0 voltage is above the limited V0 (18V), users has to ensure while selecting the temperature compensation that under all conditions and including all tolerances that the V0 voltage remains below 18V.

### 7.10.1.2. SET V0 with temperature compansation (Temperatue ≠ 24 )

There are 16-line slope in each temperature steps and customer can select one line slope of temperature compensation coefficiency for each temperature step. Each temperature step is 8°C. Please see Figure 7.10-4 as below.





Figure 7.10-4


In command TEMPSEL (see section 9.1.72) each MTx, where x=0, 1, 2, ..., E, F, has a value between 0 and 15. MTx = 0 results in 0V increment on V0, MTx = 1 results in Mx=5mV increment, ..., MTx = 15 results in Mx=15x5mV=75mV increment. Note that each MTx individually corresponds to a temperature interval; The relations between Mx and V0 quantity due to temperature V0(T) are described in the equations shown as follows:

Temp	erature range	Equation V0(V) at temperature=T
-40	T < -32	$V0(T) = V0(T_{24}) + (-32-T)$ . M0 +( M1 + M2 + M3 + M4 + M5 + M6 + M7) . 8
-32	T < -24	$V0(T) = V0(T_{24}) + (-24-T)$ . M1 +( M2 + M3 + M4 + M5 + M6 + M7) . 8
-24	T < -16	$V0(T) = V0(T_{24}) + (-16-T)$ . M2 +( M3 + M4 + M5 + M6 + M7) . 8
-16	T < -8	$V0(T) = V0(T_{24}) + (-8-T)$ . M3 +( M4 + M5 + M6 + M7) . 8
-8	T < 0	$V0(T) = V0(T_{24}) + (0-T)$ . M4 +( M5 + M6 + M7) . 8
0	T < 8	$V0(T) = V0(T_{24}) + (8-T)$ . M5 + (M6 + M7) . 8
8	T < 16	$V0(T) = V0(T_{24}) + (16-T) \cdot M6 + M7 \cdot 8$
16	T < 24	$V0(T) = V0(T_{24}) + (24-T)$ . M7
24	T < 32	$V0(T) = V0(T_{24}) - (T-24)$ . M8
32	T < 40	$V0(T) = V0(T_{24}) - (T-32)$ . M9 - M8 . 8
40	T < 48	$V0(T) = V0(T_{24}) - (T-40)$ . M10 - (M9 + M8 ) . 8
48	T < 56	V0(T) = V0(T <sub>24</sub> ) - (T-48) . M11 - (M10 + M9 + M8 ) . 8
56	T < 64	V0(T) = V0(T <sub>24</sub> ) - (T-56) . M12 - (M11 + M10 + M9 + M8 ) . 8
64	T < 72	V0(T) = V0(T <sub>24</sub> ) - (T-64) . M13 - (M12 + M11 + M10 + M9 + M8 ) . 8
72	T < 80	V0(T) = V0(T <sub>24</sub> ) - (T-72) . M14 - (M13 + M12 + M11 + M10 + M9 + M8 ) . 8
80	T < 88	V0(T) = V0(T <sub>24</sub> ) - (T-80) . M15 - ( M14 + M13 + M12 + M11 + M10 + M9 + M8 ) . 8




# Setting example for default TC curve

COMMAND		
0xF4		
DATA		
1 <sup>st</sup> : 0xFF	2 <sup>nd</sup> : 0x36	
3 <sup>rd</sup> : 0x04	4 <sup>th</sup> : 0x00	
5 <sup>th</sup> : 0x33	6 <sup>th</sup> : 0x42	
7 <sup>th</sup> : 0XC4	8 <sup>th</sup> : 0x59	




### Setting example for TC curve=-0.06%/

COMMAND		
0xF4		
DATA		
1 <sup>st</sup> : 0x33	2 <sup>nd</sup> : 0x33	
3 <sup>rd</sup> : 0x33	4 <sup>th</sup> : 0x33	
5 <sup>th</sup> : 0x33	6 <sup>th</sup> : 0x33	
7 <sup>th</sup> : 0x33	8 <sup>th</sup> : 0x33	




# Setting example for TC curve=-0.09%/

COMMAND			
0xF4			
	DATA		
1 <sup>st</sup> : 0x44		2 <sup>nd</sup> : 0x44	
3 <sup>rd</sup> : 0x44		4 <sup>th</sup> : 0x44	
5 <sup>th</sup> : 0x44		6 <sup>th</sup> : 0x44	
7 <sup>th</sup> : 0x44		8 <sup>th</sup> : 0x44	



### Setting example for TC curve=-0.15%/

COMMAND		
0xF4		
DATA		
1 <sup>st</sup> : 0x55	2 <sup>nd</sup> : 0x55	
3 <sup>rd</sup> : 0x55	4 <sup>th</sup> : 0x55	
5 <sup>th</sup> : 0x55	6 <sup>th</sup> : 0x55	
7 <sup>th</sup> : 0x55	8 <sup>th</sup> : 0x55	



### 7.10.1.3. V0 fine tuning

ST7637 has 2 commands for fine tuning V0. These commands are VopOfsetInc (see section 9.1.47) and VopOfsetDec (see section 9.1.48). When writing VopOfsetInc into IC for each time, V0 would increase 40mV; when writing VopOfsetDec into IC for each time, V0 would decrease 40mV.

Example:

Vop[8:0]=011010010

EV[6:0]=0111111

VopOfsetInc x2

 $\rightarrow$  V0=3.6 + { 210 + (63-63) } x 0.04 + 0.04x2 = 12.08 (V)

## 7.10.2. Voltage Follower Circuits

There is a build-in voltage follower circuits in ST7637 for generating Vg and Vm. These voltages are decided by bias ratio selection circuitry which is set by users with software to control 1/5 to 1/12 bias ratios to match the optimum display performance of LCD panel. Bias driving rule is listed below:

LCD bias	Vg	Vm
1/N bias	(2/N) x V0	(1/N) x V0

N=5 to 12

### 7.10.3. OTP Setting Flow

ST7637 provides the Write and Read function to write the electronic control value and built-in resistance ratio into built-in OTP, and then read them from it. Using the Write and Read functions, you can store these values appropriate to each LCD panel. This function is very convenient for user in setting from some different panel's voltage. But using this function must attention the setting procedure. Please see the following diagram.




Figure 7.10-5 V0 value control for different modules by loading OTP offset

Note1: This setting flow is used for LCM assembler.

Note2: OTP shouldn't be written without preceding loading correctly from OTP in order to avoid some errors during IC operation.

Note3: When writing value to OTP, the voltage of VPP must be more than 7.5V (7.5V~7.75V); the current of Ivpp must be more than 4 mA.

Note4: If the OTP is exposed to a high temperature for hours, data in the memory cell may probably be lost before the data retention guarantee period. To retain data in the memory cell, keep the memory cell below

90 . The data retention guarantee period is specified including the retention period.

# 7.11 Frquency Temperature Gradient Compensation Coefficient

ST7637 will auto-switch frame rate on different temperature such as Figure 7.11-1. TA,TB and TC are frame rate switching temperatures which can be defined by customer with command TMPRNG(see section 9.1.70). FA, FB, FC and FD are switched frame rate which also can be defined by customer with command FRMSEL (see section 9.1.65). The frame rate range is from 37.5Hz to 170Hz.

When the temperature is in increasing state, frame rate changes to the higher step at TA/TB/TC+TH( ). When the temperature is in decreasing state, frame rate changes to the lower step at TA/TB/TC. For example: TC=10 and TH=5 , FC switches to FD at 15 but FD switches to FC at 10 . Please take Figure 7.11-1 for reference.





Figure 7.11-1

# 7.12 Sleep Out –Command and Self-Diagnostic Functions of the Display Module

## 7.12.1. Register loading Detection

Sleep Out-command is a trigger for an internal function of the display module, which indicates, if the display module loading function of factory default values from OTP ROM to registers of the display controller is working properly.

There are compared factory values of the OTP ROM and register values of the display controller by the display controller (1st step: compare register and OTP ROM values, 2nd step: loads OTP ROM values to registers). If those both values (OTP ROM and register values) are same, bit-7 of RDDSDR is set to 1, which is defined in command RDDSDR (The used bit of this command is D7). If those both values are not same, this bit (D7) is set to 0. The flow chart for this internal function is following:




### 7.12.2. Functionality Detection

Sleep Out-command is a trigger for an internal function of the display module.

The internal function (= the display controller) is comparing if the display module is still meeting functionality requirements (e.g. booster voltage levels, timings, etc.). If functionality requirement is met, bit-6 of RDDSDR is set to 1, which defined in command Read Display Self-Diagnostic Result (RDDSDR). The used bit of this command is D6. If functionality requirement is not same, this bit (D6) is set to 0.

The flow chart for this internal function is following:



Note: There is needed 120msec after Sleep Out -command, when there is changing from Sleep In -mode to Sleep Out -mode, before there is possible to check if functionality requirements are met and a value of RDDSDR's D6 is valid.


Otherwise, there is 5msec delay for D6's value, when Sleep Out -command is sent in Sleep Out -mode.

### 7.12.3. LCM Glass Detection (Function Reserved)

Sleep Out-command is a trigger for an internal function of the display module, which indicates, if the display glass of the display module is broken or not.

This feature uses bit-4 (D4) in the parameter of command "Read Display Self-Diagnostic Result (0Fh)" (=RDDSDR) as the indicator. If this display glass is broken, this bit (D4) is set to 0.

The following figure is a reference of how this glass break detection can be implemented. For example, there is connected together 2 bumps (DETGBI and DETGBO) via route of ITO. This route of ITO is the nearest route of the edge of the display glass.



# 8. RESET CIRCUIT

The registers that are initialized are listed below.

Item	After Power On	After Software Reset	After Hardware Reset
Frame memory (RAM data)	Random	No Change	No Change
RDDID	TBD	TBD	TBD
RDDPM	08h	08h	08h
RDDMADCTR	00h	No Change	00h
RDDCOLMOD	05h (16-Bit/Pixel)	No Change	05h (16-Bit/Pixel)
RDDIM	00h	00h	00h
RDDSM	00h	00h	00h
RDDSDR	00h	00h	00h
Sleep In/Out	In	In	In
Display mode (normal/partial)	Normal	Normal	Normal
Display Inversion On/Off	Off	Off	Off
All Pixel Off mode	Disable	Disable	Disable
All Pixel On mode	Disable	Disable	Disable
Contrast (EV)	3Fh	3Fh	3Fh
Display On/Off	Display Off	Display Off	Display Off
Column: Start Address (XS)	00h	00h	00h
Column: End Address (XE)	83h	83h (when MV=0)	83h
		83h (when MV=1)	
Row: Start Address (YS)	00h	00h	00h
Row: End Address (YE)	83h	83h (when MV=0)	83h
		83h (when MV=1)	
Color set	Random	Contents of the look-up	Random
		table protected	
Partial: Start Address (PS)	00h	00h	00h
Partial: End Address (PE)	83h	83h	83h
Scroll: Top Fixed Area (TFA)	00h	00h	00h
Scroll: Scroll Area (VSA)	84h	84h	84h
Scroll: Bottom Fixed Area (BFA)	00h	00h	00h
TE On/Off	Off	Off	Off
TE Mode	0 (Mode1)	0 (Mode1)	0 (Mode1)
Memory Data Access Control	0/0/0/0/0	No Change	0/0/0/0/0
MY/MX/MV/ML/RGB) Scroll Start Address (SSA)	00h	00h	00h
Idle Mode On/Off	Off	Off	Off
Interface Color Pixel Format (P)	05h (16Bit/Pixel)	No change	05h (16Bit/Pixel)
ID1	Set by customer	Set by customer	Set by customer
ID2	Set by customer	Set by customer	Set by customer
ID3	Set by customer	Set by customer	Set by customer
Drive Duty	83h	83h	83h
First Common	00h	00h	00h
FOSC Divider	No division	No division	No division
Common scan direction	0→65, 66→131	0→65, 66→131	0→65, 66→131

Item	After Power On	After Software Reset	After Hardware Reset
Vop	0D2h	0D2h	0D2h
Vop Offset increase/decrease	disable	disable	disable
Bias	1/6 Bias	1/6 Bias	1/6 Bias
Booster setting	7x	7x	7x
Booster Efficiency	01	01	01
Vg source	From 2VDD2	From 2VDD2	From 2VDD2
EPCTIN	0	0	0
OTP selection	Disable	Disable	Disable
Frame Frequency in Normal Color (FA/FB/FC/FD)	46Hz/61.5Hz/72Hz/77Hz	46Hz/61.5Hz/72Hz/77Hz	46Hz/61.5Hz/72Hz/77Hz
Frame Frequency in 8-Color (Idle) (F8A/F8B/F8C/F8D)	46Hz/61.5Hz/72Hz/77Hz	46Hz/61.5Hz/72Hz/77Hz	46Hz/61.5Hz/72Hz/77Hz
Temperature Range (TA/TB/TC)	-10 /0 /10	-10 /0 /10	-10 /0 /10
Temperature Hysteresis (TH)	6	6	6
TEMPSEL	Refer to 9.1.72	Refer to 9.1.72	Refer to 9.1.72

# 9. INSTRUCTIONS

# 9.1 Instruction table

Comi	Command Table-1 , /EXT= H , L, or floating													
Hex	Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Function	Ref
(00h)	NOP	0	1	0	0	0	0	0	0	0	0	0	No Operation	9.1.1
(01h)	SWRESET	0	1	0	0	0	0	0	0	0	0	1	Software reset	9.1.2
(04h)	RDDID	0	1	0	0	0	0	0	0	1	0	0	Read Display ID	9.1.3
-		1	0	1	-	-	-	-	-	-	-	-	Dummy read	
-		1	0	1	ID17	ID16	ID15	ID14	ID13	ID12	ID11	ID10	ID1 read (D23-D16)	
-		1	0	1	1	ID26	ID25	ID24	ID23	ID22	ID21	ID20	ID2 read (D15-D8)	
-		1	0	1	ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30	ID3 read (D7-D0)	
(09h)	RDDST	0	1	0	0	0	0	0	1	0	0	1	Read Display Status	9.1.4
-		1	0	1	-	-	-	-	-	-	-	-	Dummy read	
-		1	0	1	ST31	ST30	ST29	ST28	ST27	ST26	ST25	ST24	(D31-D24)	
-		1	0	1	ST23	ST22	ST21	ST20	ST19	ST18	ST17	ST16	(D23-D16)	
-		1	0	1	ST15	ST14	ST13	ST12	ST11	ST10	ST9	ST8	(D15-D8)	
-		1	0	1	ST7	ST6	ST5	ST4	ST3	ST2	ST1	ST0	(D7-D0)	
(0Ah)	RDDPM	0	1	0	0	0	0	0	1	0	1	0	Read Display Power Mode	9.1.5
-		1	0	1	-	-	-	-	-	-	-	ı	Dummy read	
-		1	0	1	D7	D6	D5	D4	D3	D2	0	0	-	
(0Bh)	RDDMADCTR	0	1	0	0	0	0	0	1	0	1	1	Read Display MADCTR	9.1.6
-		1	0	1	-	-	-	-	-	-	-	-	Dummy read	
-		1	0	1	D7	D6	D5	D4	D3	0	0	0	-	
(0Ch)	RDDCOLMOD	0	1	0	0	0	0	0	1	1	0	0	Read Display Pixel Format	9.1.7
-		1	0	1	-	-	-	-	-	-	-	-	Dummy read	
-		1	0	1	0	0	0	0	0	D2	D1	D0	-	
(0Dh)	RDDIM	0	1	0	0	0	0	0	1	1	0	1	Read Display Image Mode	9.1.8
-		1	0	1	-	-	-	-	-	-	-	-	Dummy read	
-		1	0	1	D7	0	D5	D4	D3	0	0	0	-	
(0Eh)	RDDSM	0	1	0	0	0	0	0	1	1	1	0	Read Display Image Mode	9.1.9
-		1	0	1	-	-	-	-	-	-	-	-	Dummy read	
-		1	0	1	D7	D6	0	0	0	0	0	0	-	
(0Fh)	RDDSDR	0	1	0	0	0	0	0	1	1	1	1	Read Display Self-diagnostic result	9.1.10
-		1	0	1	-	-	-	-	-	-	-	ı	Dummy read	
		1	0	1	D7	D6	0	D4	0	0	0	0	-	

n 1	· · · · · · · · · · · · · · · · · · ·				ı									
(10h)	SLPIN	0	1	0	0	0	0	1	0	0	0	0	Sleep in & booster off	9.1.11
(11h)	SLPOUT	0	1	0	0	0	0	1	0	0	0	1	Sleep out & booster on	9.1.12
(12h)	PTLON	0	1	0	0	0	0	1	0	0	1	0	Partial mode on	9.1.13
(13h)	NORON	0	1	0	0	0	0	1	0	0	1	1	Partial off (Normal)	9.1.14
(20h)	INVOFF	0	1	0	0	0	1	0	0	0	0	0	Display inversion off (normal)	9.1.15
(21h)	INVON	0	1	0	0	0	1	0	0	0	0	1	Display inversion on	9.1.16
(22h)	APOFF	0	1	0	0	0	1	0	0	0	1	0	All pixel off (Only for test purpose)	9.1.17
(23h)	APON	0	1	0	0	0	1	0	0	0	1	1	All pixel on (Only for test purpose)	9.1.18
(25h)	WRCNTR	0	1	0	0	0	1	0	0	1	0	1	Write contrast	9.1.19
-		1	1	0	0	EV6	EV5	EV4	EV3	EV2	EV1	EV0	EV = 0 to 127	
(28h)	DISPOFF	0	1	0	0	0	1	0	1	0	0	0	Display off	9.1.20
(29h)	DISPON	0	1	0	0	0	1	0	1	0	0	1	Display on	9.1.21
(2Ah)	CASET	0	1	0	0	0	1	0	1	0	1	0	Column address set	9.1.22
		1	1	0	XS7	XS6	XS5	XS4	XS3	XS2	XS1	XS0	X_ADR start: 0 XS 83h	
		1	1	0	XE7	XE6	XE5	XE4	XE3	XE2	XE1	XE0	X_ADR end: XS XE 83h	
(2Bh)	RASET	0	1	0	0	0	1	0	1	0	1	1	Row address set	9.1.23
		1	1	0	YS7	YS6	YS5	YS4	YS3	YS2	YS1	YS0	Y_ADR start: 0 YS 83h	
		1	1	0	YE7	YE6	YE5	YE4	YE3	YE2	YE1	YE0	Y_ADR end: YS YE 83h	
(2Ch)	RAMWR	0	1	0	0	0	1	0	1	1	0	0	Memory write	9.1.24
		1	1	0	D7	D6	D5	D4	D3	D2	D1	D0	Write data	
(2Dh)	RGBSET	0	1	0	0	0	1	0	1	1	0	1	Color set for 256 or 4k color display	9.1.25
-		1	1	0	-	-	-	R4	R3	R2	R1	R0	Red tone (00000)	
-		1	1	0	:	•	:	•	:	:	:	:	: -	
-		1	1	0	-	-	-	R4	R3	R2	R1	R0	Red tone (11111)	
-		1	1	0	-	-	G5	G4	G3	G2	G1	G0	Green tone (000000)	
		1	1	0	:	:	:	:	:	:	:	:	:-	
		1	1	0	-	1	G5	G4	G3	G2	G1	G0	Green tone (111111)	
		1	1	0	-	-	-	B4	В3	B2	B1	В0	Blue tone (00000)	
		1	1	0	:	:	:	:	:	:	:	:	:-	
		1	1	0	-	-	-	B4	В3	B2	B1	В0	Blue tone (11111)	
(2Eh)	RAMRD	0	1	0	0	0	1	0	1	1	1	0	Memory Read	9.1.26
		1	1	0	-	-	-	-	-	-	-	-	Dummy read	
		1	1	0	D7	D6	D5	D4	D3	D2	D1	D0		
(30h)	PTLAR	0	1	0	0	0	1	1	0	0	0	0	Partial start/end address set	9.1.27

	1	-	-		1			1	1	1	ı	1	T	
-		1	1	0	PS7	PS6	PS5	PS4	PS3	PS2	PS1	PS0	Start address (0~131)	
-		1	1	0	PE7	PE6	PE5	PE4	PE3	PE2	PE1	PE0	End address (0~131)	
(33h)	SCRLAR	0	1	0	0	0	1	1	0	0	1	1	Scroll Area	9.1.28
-		1	1	0	TFA7	TFA6	TFA5	TFA4	TFA3	TFA2	TFA1	TFA0	TFA=0~132	
-		1	1	0	VSA7	VSA6	VSA5	VSA4	VSA3	VSA2	VSA1	VSA0	VSA=0~132	
-		1	1	0	BFA7	BFA6	BFA5	BFA4	BFA3	BFA2	BFA1	BFA0	BFA=0~132	
(34h)	TEOFF	0	1	0	0	0	1	1	0	1	0	0	Tearing effect line off	9.1.29
(35h)	TEON	0	1	0	0	0	1	1	0	1	0	1	Tearing effect mode set & on	9.1.30
-		1	1	0	-	-	-	-	-	-	-	М	"0": mode1, "1": mode2	
(36h)	MADCTR	0	1	0	0	0	1	1	0	1	1	0	Memory data access control	9.1.31
-		1	1	0	MY	MX	MV	ML	RGB	-	-	-	-	
(37h)	VSCSAD	0	1	0	0	0	1	1	0	1	1	1	Scroll start address of RAM	9.1.32
		1	1	0	SSA7	SSA6	SSA5	SSA4	SSA3	SSA2	SSA1	SSA0	SSA = 0~131	
(38h)	IDMOFF	0	1	0	0	0	1	1	1	0	0	0	Idle mode off	9.1.33
(39h)	IDMON	0	1	0	0	0	1	1	1	0	0	1	Idle mode on	9.1.34
(3Ah)	COLMOD	0	1	0	0	0	1	1	1	0	1	0	Interface pixel format	9.1.35
-		1	1	0	-	-	-	-	-	P2	P1	P0	Interface format	
(DAh)	RDID1	0	1	0	1	1	0	1	1	0	1	0	Read ID1	9.1.36
-		1	0	1	-	-	-	-	-	-	-	-	Dummy read	
-		1	0	1	ID17	ID16	ID15	ID14	ID13	ID12	ID11	ID10	(D7-D0)	
(DBh)	RDID2	0	1	0	1	1	0	1	1	0	1	1	Read ID2	9.1.37
-		1	0	1	-	-	-	-	-	-	-	-	Dummy read	
-		1	0	1	ID27	ID26	ID25	ID24	ID23	ID22	ID21	ID20	(D7-D0)	
(DCh)	RDID3	0	1	0	1	1	0	1	1	1	0	0	Read ID3	9.1.38
-		1	0	1	-	-	-	-	-	-	-	-	Dummy read	
-		1	0	1	ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30	(D7-D0)	

Note 1: When /EXT connects to H or floating, commands which are not defined in "Command Table-1" are treated as NOP (00H) command.

Note 2: Commands 10H, 12H, 13H, 20H, 21H, 25H, 28H, 29H, 30H, 36H (Bit ML only), 38H and 39H are updated during V-sync when Module is in Sleep Out Mode to avoid abnormal visual effects.

During Sleep In mode, these commands are updated immediately.

Read status (09H), Read Display Power Mode (0AH), Read Display MADCTR (0BH), Read Display Pixel Format (0CH), Read Display Image Mode (0DH), Read Display Signal Mode (0EH) and Read Display Self Diagnostic Result (0FH) of these commands is updated immediately both in Sleep In mode and Sleep Out mode.

Comm	Command Table-2 , /EXT= L or command D7h[7] enable													
Hex	Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Function	Ref
(B0h)	DutySet	0	1	0	1	0	1	1	0	0	0	0	Display Duty setting	9.1.39
		1	1	0	Du7	Du6	Du5	Du4	Du3	Du2	Du1	Du0		
(B1h)	FirstCom	0	1	0	1	0	1	1	0	0	0	1	First Com. Page address	9.1.40
		1	1	0		F6	F5	F4	F3	F2	F1	F0		
(B3h)	OscDiv	0	1	0	1	0	1	1	0	0	1	1	FOSC divider	9.1.41
		1	1	0	-	-	-	-	-	-	CLD1	CLD0		
(B5h)	NLInvSet	0	1	0	1	0	1	1	0	1	0	1	N-line control	9.1.42
		1	1	0	М	N6	N5	N4	N3	N2	N1	N0		
(B7h)	ComScanDir	0	1	0	1	0	1	1	0	1	1	1	Com/Seg Scan Direction for Glass layout	9.1.43
		1	1	0	0	SMX	0	0	SBGR	0	0	0		
(B8h)	Rmwln	0	1	0	1	0	1	1	1	0	0	0	read modify write control	9.1.44
(B9h)	RmwOut	0	1	0	1	0	1	1	1	0	0	1	read modify write control Out	9.1.45
(C0h)	VopSet	0	1	0	1	1	0	0	0	0	0	0	Vop setting	9.1.46
		1	1	0	Vop7	Vop6	Vop5	Vop4	Vop3	Vop2	Vop1	Vop0		
		1	1	0	-	-	-	-	-	-	-	Vop8		
(C1h)	VopOfsetInc	0	1	0	1	1	0	0	0	0	0	1	+40mv/setp	9.1.47
(C2h)	VopOfsetDec	0	1	0	1	1	0	0	0	0	1	0	-40mv/setp	9.1.48
(C3h)	BiasSel	0	1	0	1	1	0	0	0	0	1	1	Bias selection	9.1.49
		1	1	0	-	-	-	-	-	Bias2	Bias1	Bias0		
(C4h)	BstBmpXSel	0	1	0	1	1	0	0	0	1	0	0	Booster setting	9.1.50
		1	1	0	-	-	-	-	-	BST2	BST 1	BST0		
(C5h)	BstEffSel	0	1	0	1	1	0	0	0	1	0	1	Booster efficiency selection	9.1.51
		1	1	0	-	-	-	-	-	-	BTF1	BTF0		
(C7h)	VopOffset	0	1	0	1	1	0	0	0	1	1	1		9.1.52
		1	1	0	VOS7	VOS6	VOS5	VOS4	VOS3	VOS2	VOS1	VOS0		
		1	1	0	-	-	-	-	-	-	-	VOS8		
(CBh)	VgSorcSel	0	1	0	1	1	0	0	1	0	1	1	FV3 with Booster x2 control	9.1.53
		1	1	0	-	-	-	-	-	-	-	2BT0		
(CCh)	ID1Set	0	1	0	1	1	0	0	1	1	0	0	ID1 setting	9.1.54
		1	1	0	ID1_7	ID1_6	ID1_5	ID1_4	ID1_3	ID1_2	ID1_1	ID1_0		
(CDh)	ID2Set	0	1	0	1	1	0	0	1	1	0	1	ID2 setting	9.1.55

			4	1	0	4	IDO C	IDO E	IDO 4	IDO O	IDO O	IDO 4	IDO O		
1	(OFh)	ID2C+4												ID2 catting	0.4.50
(D0h)   ANASET   0	(CEN)	ID3Set												ibs setting	9.1.50
	(5.01)						_		_	_		_			
(D7h) AutoLoadSet 0 1 0 1 0 1 1 0 1 0 1 0 1 0 1 1 1 mask rom data auto re-load control   91.58    (D6h) RDTstStatus 0 1 1 0 1 1 1 0 1 1 1 1 1 1 1 0   1 1 1 1	(D0h)	ANASET	_	•		-	-		-	_				Analog circuit setting	9.1.57
			1	1	0	0	0	0	1	1	1	0	1		
	(D7h)	AutoLoadSet	0	1	0	1	1	0	1	0	1	1	1		9.1.58
(DEh)   RDTsISIatus   0														re-load control	
(E0h)   EPCTIN   0	(DEh)	RDTstStatus	0		0	1	1	0	1	1	1	1	0		9.1.59
Ceth   EPCTOUT   O			1	0	1	-	-	-	-	-	-	-	-	Dummy Read	
Ceth   EPCTOUT   0	(E0h)	EPCTIN	0	1	0	1	1	1	0	0	0	0	0	Control OTP WR/RD	9.1.60
(E1h)         EPCTOUT         0         1         0         1         1         1         0         0         0         0         1         OTP control cancel         9.1.61           (E2h)         EPMWR         0         1         0         1         1         1         0         0         0         1         0         Write to OTP         9.1.62           (E3h)         EPMRD         0         1         0         1         1         1         0         0         0         1         1         Read from OTP         9.1.63           (E4h)         OTPSEL         0         1         0         1         1         0         0         1         0			1	1	0	0	0	WR	0	0	0	0	0		
(E2h)         EPMWR         0         1         0         1         1         1         1         0         0         0         1         0         Write to OTP         9.1.63           (E3h)         EPMRD         0         1         0         1         1         1         0         0         0         1         1         Read from OTP         9.1.63           (E4h)         OTPSEL         0         1         0         1         1         0         0         1         0								/XRD							
(E3h)         EPMRD         0         1         0         1         1         1         1         0         0         0         1         1         Read from OTP         9.1.63           (E4h)         OTPSEL         0         1         0         1         1         1         0         0         1         0         0         Select OTP         9.1.64           (E5h)         ROMSET         0         1         0         MS1         MS0         0         1         1         0 <th>(E1h)</th> <th>EPCTOUT</th> <th>0</th> <th>1</th> <th>0</th> <th>1</th> <th>1</th> <th>1</th> <th>0</th> <th>0</th> <th>0</th> <th>0</th> <th>1</th> <th>OTP control cancel</th> <th>9.1.61</th>	(E1h)	EPCTOUT	0	1	0	1	1	1	0	0	0	0	1	OTP control cancel	9.1.61
(E4h)         OTPSEL         0         1         0         1         1         0         0         1         0         0         1         0         0         1         0         0         1         0	(E2h)	EPMWR	0	1	0	1	1	1	0	0	0	1	0	Write to OTP	9.1.62
(E5h)         ROMSET         0         1         0         1         1         0         0         1         0         0         1         0         0         1         0         0         0         0         0         1         0         0         0         0         1         0         0         0         0         1         0         0         0         0         0         1         1         0         0         0         0         1         1         0         0         0         0         1         1         0         0         0         0         1         1         1         0         0         0         0         1         1         1         0	(E3h)	EPMRD	0	1	0	1	1	1	0	0	0	1	1	Read from OTP	9.1.63
(E5h)         ROMSET         0         1         0         1         1         1         1         0         0         1         0         1         Programmable rom setting         9.1.65           (E7h)         0         1         0         0         0         0         1         1         0         0         1         1         0         0         1         1         1         0         0         1         1         1         0         0         1         1         1         0         0         1         1         1         0         0         0         1         1         1         0	(E4h)	OTPSEL	0	1	0	1	1	1	0	0	1	0	0	Select OTP	9.1.64
(E5h)         ROMSET         0         1         0         1         1         1         1         1         0         0         1         0         1         0         1         0         1         0         0         1         1         0         0         0         1         1         0         0         0         1         1         1         0         0         1         1         1         0         0         0         1         1         1         0         0         0         1         1         1         0         0         0         1         0			1	1	0	MS1	MS0	0	1	1	0	0	0		
	(E5h)	ROMSET	0	1	0	1	1	1	0	0	1	0	1	Programmable rom	9.1.65
(E7h)         0         1         0         1         1         1         0         0         1         1         1         Low voltage mode setting         9.1.66           (E8h)         0         1         0	(==:)		Ů	•		•	·	'	Ŭ	Ŭ	'		•	setting	
(E8h)         0         1         0         0         1         0         0         1         0         0         0         1         0 <th></th> <th></th> <th>1</th> <th>1</th> <th>0</th> <th>0</th> <th>0</th> <th>0</th> <th>0</th> <th>1</th> <th>1</th> <th>0</th> <th>0</th> <th></th> <th></th>			1	1	0	0	0	0	0	1	1	0	0		
(E8h)         0         1         0         1         1         1         1         0         1         0 <th>(E7h)</th> <th></th> <th>0</th> <th>1</th> <th>0</th> <th>1</th> <th>1</th> <th>1</th> <th>0</th> <th>0</th> <th>1</th> <th>1</th> <th>1</th> <th>Low voltage mode setting</th> <th>9.1.66</th>	(E7h)		0	1	0	1	1	1	0	0	1	1	1	Low voltage mode setting	9.1.66
1			1	1	0	0	0	1	0	0	0	1	0		
1	(E8h)		0	1	0	1	1	1	0	1	0	0	0		
1			1	1	0	0	0	1	1	0	1	1	1		
(EBh)         HPMSET         0         1         0         1         1         0         1         0         1         1         High power mode setting         9.1.67           1         1         1         0         0         0         0         0         0         1         0           (F0h)         FRMSEL         0         1         0         1         1         1         1         0<			1	1	0	0	0	0	0	0	0	1	1		
1			1	1	0	0	0	0	1	1	1	1	1		
1	(EBh)	HPMSET	0	1	0	1	1	1	0	1	0	1	1	High power mode setting	9.1.67
(F0h)         FRMSEL         0         1         1         1         1         1         0         0         0         0         Frame Freq. in Temp range A,B,C and D         9.1.68           1         1         1         0         -         -         -         FA4         FA3         FA2         FA1         FA0           1         1         0         -         -         -         FB4         FB3         FB2         FB1         FB0           1         1         0         -         -         -         FC4         FC3         FC2         FC1         FC0			1	1	0	0	0	0	0	0	0	1	0		
(F0h)         FRMSEL         0         1         0         1         1         1         1         0         0         0         0         range A,B,C and D           1         1         1         0         -         -         -         FA4         FA3         FA2         FA1         FA0           1         1         0         -         -         -         FB4         FB3         FB2         FB1         FB0           1         1         0         -         -         -         FC4         FC3         FC2         FC1         FC0			1	1	0	0	0	0	0	0	0	0	1		
1     1     0     -     -     -     FA4     FA3     FA2     FA1     FA0       1     1     0     -     -     -     FB4     FB3     FB2     FB1     FB0       1     1     0     -     -     -     FC4     FC3     FC2     FC1     FC0	(FC! )	EDMOE!	_			,	,	,	,					Frame Freq. in Temp	9.1.68
1 1 0 FB4 FB3 FB2 FB1 FB0 1 1 0 FC4 FC3 FC2 FC1 FC0	(F0h)	FRMSEL	0	1	0	1	1	1	1	0	0	0	0	range A,B,C and D	
1 1 0 FC4 FC3 FC2 FC1 FC0			1	1	0	-	-	-	FA4	FA3	FA2	FA1	FA0		
			1	1	0	-	-	-	FB4	FB3	FB2	FB1	FB0		
1 1 0 FD4 FD3 FD2 FD1 FD0			1	1	0	-	-	-	FC4	FC3	FC2	FC1	FC0		
			1	1	0	-	-	-	FD4	FD3	FD2	FD1	FD0		

(E4b)	EDM0651	0	1	0	4	4	4	4	_	_		4	Frame Freq. in Temp	9.1.69
(F1h)	FRM8SEL	0	1	0	1	1	1	1	0	0	0	1	range A,B,C and D (idle)	
		1	1	0	-	-	-	F8A4	F8A3	F8A2	F8A1	F8A0		
		1	1	0	-	-	-	F8B4	F8B3	F8B2	F8B1	F8B0		
		1	1	0	1	-	-	F8C4	F8C3	F8C2	F8C1	F8C0		
		1	1	0	-	ı	-	F8D4	F8D3	F8D2	F8D1	F8D0		
(F2h)	TMPRNG	0	1	0	1	1	1	1	0	0	1	0	Temp range A,B and C	9.1.70
		1	1	0	-	TA6	TA5	TA4	TA3	TA2	TA1	TA0		
		1	1	0	-	TB6	TB5	TB4	TB3	TB2	TB1	TB0		
		1	1	0	-	TC6	TC5	TC4	TC3	TC2	TC1	TC0		
(F3h)	TMPHYS	0	1	0	1	1	1	1	0	0	1	1	Hysteresis value set	9.1.71
		1	1	0	-	-	-	-	TH3	TH2	TH1	TH0		
(F4h)	TEMPSEL	0	1	0	1	1	1	1	0	1	0	0	TEMPSEL	9.1.72
		1	1	0	MT13	MT12	MT11	MT10	MT03	MT02	MT01	MT00		
		1	1	0	MT33	MT32	MT31	MT30	MT23	MT22	MT21	MT20		
		1	1	0	MT53	MT52	MT51	MT50	MT43	MT42	MT41	MT40		
		1	1	0	MT73	MT72	MT71	MT70	MT63	MT62	MT61	MT60		
		1	1	0	MT93	MT92	MT91	MT90	MT83	MT82	MT81	MT80		
		1	1	0	МТВ3	MTB2	MTB1	MTB0	MTA3	MTA2	MTA1	MTA0		
		1	1	0	MTD3	MTD2	MTD1	MTD0	MTC3	MTC2	MTC1	MTC0		
		1	1	0	MTF3	MTF2	MTF1	MTF0	MTE3	MTE2	MTE1	MTE0		
(F7h)	THYS	0	1	0	1	1	1	1	0	1	1	1	Temperature detection threshold	9.1.73
		1	1	0	THYS7	THYS6	THYS5	THYS4	THYS3	THYS2	THYS1	THYS0		
(F9h)	Frame Set	0	1	0	1	1	1	1	1	0	0	1	Set Frame RGB value	9.1.74
		1	1	0	-	1	-	P14	P13	P12	P11	P10		
		1	1	0	-	-	-	P24	P23	P22	P21	P20		
		:	:	:	:	:	:	:	:	:	:	:		
		1	1	0	-	-	-	P154	P153	P152	P151	P150		
		1	1	0	-	-	-	P164	P163	P162	P161	P160		

### OTPB related register list

Register	Function
0xB7[3]	BGR setting
0xB7[6]	MX setting
0xC3[2:0]	Bias setting
0xC4[2:0]	Booster setting
0xC5[1:0]	Booster efficiency setting
0xCB[0]	Vg source control
0xCC[7:0]	ID1 setting
0xCE[7:0]	ID3 setting

## OTP related register list

Register	Function
0xB5[7:0]	N-line setting
0xC7[8:0]	Vop offset setting
0xCD[6:0]	ID2 setting
0xD7[6]	OTPB auto-read enable
0xD7[7]	External command enable

## 9.1.1. NOP(00h)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
NOP	0	1	0	0	0	0	0	0	0	0	0	(00h)
Parameter	No Pai	amete	r									

Description	This command is an empty comr	nand. It does i	not have effect on the display module.							
	However it can be used to termin	ate RAM data	write or read as described in RAMWR							
	(Memory Write), RAMRD (Memo	(Memory Write), RAMRD (Memory Read) and parameter write commands.								
Restriction	-									
Register	Status	Status Availability								
Availability	Normal Mode On, Idle Mode Off,	Sleep Out	Yes							
	Normal Mode On, Idle Mode On,	Normal Mode On, Idle Mode On, Sleep Out								
	Partial Mode On, Idle Mode Off, S	Sleep Out	Yes							
	Partial Mode On, Idle Mode On,	Sleep Out	Yes							
	Sleep In		Yes							
Default	Status	De	fault Value							
	Power On Sequence	N/A	4							
	S/W Reset	S/W Reset N/A								
	H/W Reset	H/W Reset N/A								
Flow Chart	-	<u>'</u>								

#### 9.1.2. SWRESET: Software Reset (01h)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
SWRESET	0	1	0	0	0	0	0	0	0	0	1	(01h)
Parameter	No Pai	ramete	r									


Description	When the Software Reset command is v	ritten, it c	causes a software reset. It resets the										
	commands and parameters to their S/W	commands and parameters to their S/W Reset default values and all segment &											
	common outputs are set to Vm (display	off: blank	display). (See default tables in each										
	command description)												
	Note: The Frame Memory contents are	Note: The Frame Memory contents are not affected by this command.											
Restriction	It will be necessary to wait 5msec before	t will be necessary to wait 5msec before sending new command following software											
	reset. The display module loads all disp	reset. The display module loads all display suppliers' factory default values to the											
	registers during 5msec. If Software Res	et is appli	ied during Sleep Out mode, it will be										
	necessary to wait 120msec before send	ing Sleep	Out command.										
	Software Reset command cannot be se	nt during	Sleep Out sequence.										
Register	Status		Availability										
Availability	Normal Mode On, Idle Mode Off, Sleep O	Out	Yes										
	Normal Mode On, Idle Mode On, Sleep O	Out	Yes										
	Partial Mode On, Idle Mode Off, Sleep O	ut	Yes										
	Partial Mode On, Idle Mode On, Sleep O	ut	Yes										
	Sleep In		Yes										
Default	Status	Defau	ult Value										
	Power On Sequence	N/A											
	S/W Reset	N/A											
	H/W Reset	N/A											
Flow Chart	Display whole blank screen  Set Commands to S/W Default Value  Sleep In Mode		Legend  Command  Parameter  Display  Action  Mode  Sequential transter										

#### 9.1.3. RDDID: Read Display ID (04h)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
RDDID	0	1	0	0	0	0	0	0	1	0	0	(04h)
Dummy Read	1	0	1	-	-	-	-	-	-	-	-	-
2nd parameter	1	0	1	ID17	ID16	ID15	ID14	ID13	ID12	ID11	ID10	-
3rd parameter	1	0	1	1	ID26	ID25	ID24	ID23	ID22	ID21	ID20	-
4th parameter	1	0	1	ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30	-

### NOTE: "-" Don't care

Description	This read byte returns 24-bit display identification information.								
	The 1st parameter is dummy data								
	The 2nd parameter (ID17	to ID10): LCD module's	s manufacturer ID.						
	The 3rd parameter (ID26	to ID20): LCD module/o	driver version ID						
	The 4th parameter (ID37	to ID30): LCD module/o	driver ID.						
	NOTE: Commands RDII	D1/2/3(DAh, DBh, DCh)	read data correspond to	the parameters 2,3,4 o					
	the command 04h, resp	ectively.							
Restriction									
Register	Status		Availability						
Availability	Normal Mode On, Idle N	Node Off, Sleep Out	Yes						
	Normal Mode On, Idle N	Mode On, Sleep Out	Yes						
	Partial Mode On, Idle M	ode Off, Sleep Out	Yes						
	Partial Mode On, Idle M	ode On, Sleep Out	Yes						
	Sleep In		Yes						
Default	Status		Default Value						
		ID1	ID2	ID3					
	Power On Sequence	TBD	TBD	TBD					
	S/W Reset	TBD	TBD	TBD					
	H/W Reset	TBD	TBD	TBD					



## 9.1.4. RDDST: Read Display Status (09h)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
RDDST	0	1	0	0	0	0	0	1	0	0	1	(09h)
Dummy Read	1	0	1	-	-	-	-	-	-	-	-	-
2nd parameter	1	0	1	ST31	ST30	ST29	ST28	ST27	ST26	ST25	ST24	-
3rd parameter	1	0	1	ST23	ST22	ST21	ST20	ST19	ST18	ST17	ST16	-
4th parameter	1	0	1	ST15	ST14	ST13	ST12	ST11	ST10	ST9	ST8	-
5th parameter	1	0	1	ST7	ST6	ST5	ST4	ST3	ST2	ST1	ST0	-

Description	This comr	mand indicates the current status of the	he display as described in the table below:					
	Bit	Description	Value					
	ST31	Booster Voltage Status	"1"=Booster on, "0"=off					
	ST30	Row Address Order (MY)	"1"=Decrement, "0"=Increment					
	ST29	Column Address Order (MX)	"1"=Decrement, "0"=Increment					
	ST28	Row/Column Order (MV)	"1"= Row/column exchange (MV=1)					
			"0"= Normal (MV=0)					
	ST27	Scan Address Order (ML)	"1"=Decrement, "0"=Increment					
	ST26	RGB/BGR Order (RGB)	"1"=BGR, "0"=RGB					
	ST25	Not Used	"0"					
	ST24	Not Used	"0"					
	ST23	Not Used	"0"					
	ST22	Interface Color Pixel Format	"010" = 8-bit / pixel,					
	ST21	— Definition	"011" = 12-bit / pixel type A					
			"100" = 12-bit / pixel type B					
	ST20		"101" = 16-bit / pixel, "110" = 18-bit / pixel,					
			"111" = 24-bit / pixel					
	ST19	Idle Mode On/Off	"1" = On, "0" = Off					
	ST18	Partial Mode On/Off	"1" = On, "0" = Off					
	ST17	Sleep In/Out	"1" = Out, "0" = In					
	ST16	Display Normal Mode On/Off	"1" = Normal Display, "0" = Partial Display					
	ST15	Vertical Scrolling Status	"1" = Scroll on, "0" = Scroll off					
	ST14	Not Used	"0"					
	ST13	Inversion Status	"1" = On, "0" = Off					
	ST12	All Pixels On	"1" = all pixal on, "0" = normal display					
	ST11	All Pixels Off	"1" = all pixal off, "0" = normal display					
	ST10	Display On/Off	"1" = On, "0" = Off					
	ST9	Tearing effect line on/off	"1" = On, "0" = Off					
	ST8	Not Used	"0"					
	ST7	Not Used	"0"					
	ST6	Not Used	"0"					
	ST5	Tearing effect line mode	"0" = mode1, "1" = mode2					
	ST4	Not Used	"0"					
	ST3	Not Used	"0"					
	ST2	Not Used	"0"					

	T		
Destriction	ST0 Not Used		"0"
Restriction			
Register	Status		Availability
Availability	Normal Mode On, Idle Mode Off,		Yes
	Normal Mode On, Idle Mode On,		Yes
	Partial Mode On, Idle Mode Off, S	Sleep Out	Yes
	Partial Mode On, Idle Mode On, S	Sleep Out	Yes
	Sleep In		Yes
Defect	01.1	D.C. IDV.L.	(OTFO4 OI)
Default	Status	Default Value (	
	Power On Sequence		01 0001_0000 0000_0000 0000
	S/W Reset		xx 0001_0000 0000_0000 0000
	H/W Reset	0000 0000_010	01 0001_0000 0000_0000 0000
Flow Chart	Serial I/F Mode  Read 09h  Dummy Clock  Send 2nd parameter  Send 3rd parameter  Send 4th parameter		Read 09h  Dummy Read  Send 2nd parameter  Send 3rd parameter  Parameter  Display  Send 4th parameter  Action  Mode  Send 5th parameter  Sequential transfer

### 9.1.5. RDDPM: Read Display Power Mode (0Ah)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
RDDPM	0	1	0	0	0	0	0	1	0	1	0	(0Ah)
Dummy Read	1	0	1	-	-	-	-	-	-	-	-	-
2nd parameter	1	0	1	D7	D6	D5	D4	D3	D2	0	0	-

NOTE: "-" Don't care

Description	This comm	and indicates the curr	ent status of the	e dis	splay as described in the table below:					
	Bit	Description			Value					
	D7	Booster Voltage Sta	itus		"1"=Booster on, "0"=Booster off					
	D6	Idle Mode On/Off			"1" = Idle Mode On, "0" = Idle Mode Off					
	D5	Partial Mode On/Off	•		"1" = Partial Mode On, "0" = Partial Mode					
	D4	Sleep In/Out			"1" = Sleep Out, "0" = Sleep In					
	D3	Display Normal Mod	le On/Off		"1" = Normal Display, "0" = Partial Display					
	D2	Display On/Off	<del></del>		"1" = Display On, "0" = Display Off					
	D1	Not Used			"0"					
	D0	Not Used			"0"					
Restriction										
Register	Status			Av	railability					
Availability	Normal M	ode On, Idle Mode Off,	Sleep Out	Ye	es					
	Normal M	ode On, Idle Mode On,	Sleep Out	Ye	es					
	Partial Mo	de On, Idle Mode Off, S	Sleep Out	Ye	es					
	Partial Mo	de On, Idle Mode On, S	Sleep Out	Ye	es					
	Sleep In			Ye	es					
			T							
Default	Status		Default Value	(D[7	:0])					
	Power On	Sequence	00001000b (08							
	S/W Rese	t	00001000b (08	8h)						
	H/W Rese	t	00001000b (08	18h)						
Flow Chart										
Tiow Chart		Serial I/F Mode	Parallel	I/F	Mode Legend					
		RDDPM 0Ah	RDDI	PM 04						
		•		•	Display					
		Send 2nd parameter		ımmy ead	Action					
				<b>\</b>	Mode					
		Send 2nd Sequential transter								

#### 9.1.6. RDDMADCTR: Read Display MADCTR (0Bh)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
RDDMADCTR	0	1	0	0	0	0	0	1	0	1	1	(0Bh)
Dummy Read	1	0	1	-	-	-	-	-	-	-	-	-
2nd parameter	1	0	1	D7	D6	D5	D4	D3	0	0	0	-

NOTE: "-" Don't care


Description	This comm	nand indicates the curr	ent status of th	e display as desc	cribed in the table below:			
	Bit	Description		Value				
	D7	Row Address Order	(MY)	"1"=Decrem	ent, "0"=Increment			
	D6	Column Address Or	der (MX)		ent, "0"=Increment			
	D5	Row/Column Order	(MV)	"1"= Row/co "0"= Normal	lumn exchange (MV=1) (MV=0)			
	D4	Scan Address Orde	r (ML)	"1"=Decrem	ent, "0"=Increment			
	D3	RGB/BGR Order (R	(GB)	"1"=BGR, "0	"=RGB			
	D2	Not Used		"0"				
	D1	Not Used		"0"				
	D0	Not Used		"0"				
Restriction								
Register	Status			Availability				
Availability	Normal M	lode On, Idle Mode Off,	Sleep Out	Yes				
	Normal M	lode On, Idle Mode On,	Sleep Out	Yes				
	Partial Mo	ode On, Idle Mode Off, S	Sleep Out	Yes				
	Partial Mo	ode On, Idle Mode On, S	Sleep Out	Yes				
	Sleep In			Yes				
- · · ·			1	(2.5. 2.1)	-			
Default	Status		Default Value	(D[7:0])				
	Power Or	n Sequence	00h					
	S/W Rese	et	No change					
	H/W Rese	et	00h					
Flow Chart								
		Serial I/F Mode	e Paralle	I I/F Mode	Legend			
					Command			
		Read RDDMADCTL		Read DMADCTL				
	_				Parameter			
		<b>V</b>		<b>\</b>	Display			
		Send 2nd		Dummy				
		parameter		Read	Action			
				<u> </u>	Mode			
				end 2nd Irameter	Sequential transter			
			/ Pa	/				

#### 9.1.7. RDDCOLMOD: Read Display Pixel Format (0Ch)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
RDDCOLMOD	0	1	0	0	0	0	0	1	1	0	0	(0Ch)
Dummy Read	1	0	1	-	-	-	-	-	-	-	-	-
2nd parameter	1	0	1	0	0	0	0	0	D2	D1	D0	-

#### NOTE: "-" Don't care

Description	This comm	and indicates the curr	ent status of t	the display as described in the table below:					
	Bit	Description		Value					
	D7	RGB Interface Color	Format	"0" (Not Used)					
	D6			"0" (Not Used)					
	D5			"0" (Not Used)					
	D4			"0" (Not Used)					
	D3	Control Interface Co	lor Format	"0"					
	D2			"010"=8 bit/pixel "011"=12 bit/pixel (type A)					
	D1			"100"=12 bit/pixel (type B)					
	D0			"101"=16 bit/pixel "110" = 18-bit/pixel					
				"111" = 24-bit/pixel					
				The others = not defined					
Restriction									
Register	Status			Availability					
Availability	Normal Mo	ode On, Idle Mode Off,	Sleep Out	Yes					
	Normal Mo	ode On, Idle Mode On,	Sleep Out	Yes					
	Partial Mo	de On, Idle Mode Off, S	Sleep Out	Yes					
	Partial Mo	de On, Idle Mode On, S	Sleep Out	Yes					
	Sleep In			Yes					
D ( "									
Default	Status		Default Valu	e (D[7:0])					
	Power On	Sequence	16 bit/pixel						
	S/W Rese	t	No change						




### 9.1.8. RDDIM: Read Display Image Mode (0Dh)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
RDDIM	0	1	0	0	0	0	0	1	1	0	1	(0Dh)
Dummy Read	1	0	1	-	-	-	-	-	-	-	-	-
2nd parameter	1	0	1	D7	0	D5	D4	D3	0	0	0	-

#### NOTE: "-" Don't care

Description	This	command indicates the	current status of the	the display as described in the table below:					
	Bit	Description		Value					
	D7	Vertical Scrollin	ng On/Off	"1" = Vertical scrolling is On, "0" = Vertical scrolling is Off,					
	D6	Not Used		"0"					
	D5	Inversion On/C	off	"1" = Inversion is On, "0" = Inversion is Off					
	D4	All Pixels On		"1" = All Pixels On, "0" = Normal Mode					
	D3	All Pixels Off		"1" = All Pixels Off, "0" = Normal Mode					
	D2	Not Used		"0" "0"					
	D1			"O"					
Restriction	D0								
Register	Stat	tus		Availability					
Availability	Nor	rmal Mode On, Idle Mode	Off, Sleep Out	Yes					
	Nor	rmal Mode On, Idle Mode	On, Sleep Out	Yes					
	Par	tial Mode On, Idle Mode	Off, Sleep Out	Yes					
	Par	tial Mode On, Idle Mode	On, Sleep Out	Yes					
	Slee	ep In		Yes					
D ( )			5.6.434.4						
Default	Stat	tus	Default Value	ie (D[7:0])					
	Pov	wer On Sequence	00h						
	S/M	V Reset	00h						
	H/M	V Reset	00h						



### 9.1.9. RDDSM: Read Display Signal Mode (0Eh)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
RDDSM	0	1	0	0	0	0	0	1	1	1	0	(0Eh)
Dummy Read	1	0	1	-	-	-	-	-	-	-	-	-
2nd parameter	1	0	1	D7	D6	0	0	0	0	0	0	-

NOTE: "-" Don't care

Description	This command indicates the	current status of th	he display as described in the table below:
	Bit Description		Value
	D7 Tearing Effect L	ine On/Off	"1" = On, "0" = Off
	D6 Tearing effect li	ne mode	"0" = mode1, "1" = mode2
	D5 Not Used		"0"
	D4 Not Used		"0"
	D3 Not Used		"0"
	D2 Not Used		"0"
	D1 Not Used		"0"
	D0 Not Used		"0"
Restriction			
Register	Status		Availability
Availability	Normal Mode On, Idle Mode	Off, Sleep Out	Yes
	Normal Mode On, Idle Mode	On, Sleep Out	Yes
	Partial Mode On, Idle Mode O	Off, Sleep Out	Yes
	Partial Mode On, Idle Mode O	On, Sleep Out	Yes
	Sleep In		Yes
Default	Status	Default Value	e (D[7:0])
	Power On Sequence	00h	
	S/W Reset	00h	
	H/W Reset	00h	
Flow Chart			
TIOW CHAIT	Serial I/F Mode  Read RDDSM  Send 2nd parameter	Parallel I/F M  Read RDDSM  Dummy Read  Send 2nd parameter	Command

### 9.1.10. RDDSDR: Read Display Self-Diagnostic Result (0Fh)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
RDDSDR	0	1	0	0	0	0	0	1	1	1	1	(0Fh)
Dummy Read	1	0	1	-	-	-	-	-	-	-	-	-
2nd parameter	1	0	1	D7	D6	0	D4	0	0	0	0	


NOTE: "-" Don't care

Description	This command indicates the c	current status of the	e display as described in the table below:
	Bit Description		Value
	D7 Register Loading	g Detection	See section 7.12.1,7.12.2,7.12.3
	D6 Functionality De	tection	
	D5 Not Used		"0"
	D4 Glass broken De	etection	See section 7.12.1,7.12.2,7.12.3
	D3 Not Used		"0"
	D2 Not Used		"0"
	D1 Not Used		"0"
	D0 Not Used		"0"
Restriction			
Register	Status		Availability
Availability	Normal Mode On, Idle Mode O	Off, Sleep Out	Yes
	Normal Mode On, Idle Mode O	On, Sleep Out	Yes
	Partial Mode On, Idle Mode O	off, Sleep Out	Yes
	Partial Mode On, Idle Mode O	n, Sleep Out	Yes
	Sleep In		Yes
Default	Status	Default Value	(D[7:0])
	Power On Sequence	00h	
	S/W Reset	00h	
	H/W Reset	00h	
Flow Chart	Serial I/F Mode  Read RDDSDR  Send 2nd parameter	Parallel I/F M  Read RDDSDR  Dummy Read  Send 2nd parameter	Display  Action  Sequential transter

### 9.1.11. SLPIN: Sleep In (10h)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
SLPIN	0	1	0	0	0	0	1	0	0	0	0	(10h)
Parameter	No Pai	ramete	ſ									


Description	This command causes the LCD module to	e to enter the minimum power consumption mode.								
	In this mode the DC/DC converter is stop	opped, Internal display oscillator is stopped, and panel								
	scanning is stopped.									
	COM/SEG Output	Blank display)								
	Memory scan operation	STOP								
	DC charge in the capacitor	DISCHARGE 0V								
	LCD Driving voltage (Plus)	ov								
	LCD Driving voltage(Minus)	0V								
	Internal Oscillator	STOP								
	MCU interface and memory are still worki	rking and the memory keeps its contents								
Restriction	This command has no effect when module	dule is already in sleep in mode. Sleep In Mode can only								
	be exit by the Sleep Out Command (11h).	h).								
	It will be necessary to wait 5msec before	re sending next command. This is to allow time for the								
	supply voltages and clock circuits to stabi	abilize.								
	It will be necessary to wait 120msec after	er sending Sleep Out command (when in Sleep In Mode)								
	before Sleep In command can be sent.									
Register	Status	Availability								
Availability	Normal Mode On, Idle Mode Off, Sleep Ou	Out Yes								
	Normal Mode On, Idle Mode On, Sleep Ou	Out Yes								
	Partial Mode On, Idle Mode Off, Sleep Out	Out Yes								
	Partial Mode On, Idle Mode On, Sleep Out Yes									
	Sleep In	Yes								
Default	Status	Default Value								
	Power On Sequence	Sleep in mode								
	S/W Reset	S/W Reset Sleep in mode								
	H/W Reset	Sleep in mode								



### 9.1.12. SLPOUT: Sleep Out (11h)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
SLPOUT	0	1	0	0	0	0	1	0	0	0	1	(11h)
Parameter	No Pai	amete	r									

Description	This command turns off sleep mode. In this	is mode the DC/DC converter is enabled, Internal								
	display oscillator is started, and panel scar	nning is started.								
		(If DISPON 29h is set)								
	COM/SEG Output	STOP (Blank display)								
	Memory scan operation									
	DC charge in the capacitor OV CHARGE									
	LCD Driving voltage (Plus) 0\	v								
	LCD Driving voltage(Minus)	V								
	Internal Oscillator STO	DP								
Restriction	This command has no effect when module	e is already in sleep out mode. Sleep Out Mode can								
	only be exit by the Sleep In Command (10	h).								
	It will be necessary to wait 5msec before s	sending next command. This is to allow time for the								
	supply voltages and clock circuits to stabili	ize.								
	The display module loads all display suppl	lier's factory default values to the registers during this								
	5msec and there cannot be any abnormal	visual effect on the display image if factory default								
	and register values are same when this loa	ad is done and when the display module is already								
	Sleep Out -mode.									
	The display module is doing self-diagnostic	c functions during this 5msec. It will be necessary to								
	wait 120msec after sending Sleep In comn	mand (when in Sleep Out mode) before Sleep Out								
	command can be sent.									
Register	Status	Availability								
Availability	Normal Mode On, Idle Mode Off, Sleep Out	t Yes								
	Normal Mode On, Idle Mode On, Sleep Out	t Yes								
	Partial Mode On, Idle Mode Off, Sleep Out	Yes								
	Partial Mode On, Idle Mode On, Sleep Out Yes									
	Sleep In	Yes								
Default	Status	Default Value								
	Power On Sequence	Sleep in mode								
	S/W Reset	S/W Reset Sleep in mode								
	H/W Reset	Sleep in mode								



### 9.1.13. PTLON: Partial Display Mode On (12h)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
PTLON	0	1	0	0	0	0	1	0	0	1	0	(12h)
Parameter	No Pai	ramete	r									

Description	This command turns on Partial mode command (30H)	. The partia	al mode window is described by the P	artial Area						
	Exit from PTLON by Normal Display Mode On command (13H)									
	There is no abnormal visual effect du	ıring mode	change between Normal mode On <-	> Partial						
	mode On.	mode On.								
Restriction	This command has no effect when P	artial mode	is active.							
Register	Status		Availability							
Availability	Normal Mode On, Idle Mode Off, Slee	Normal Mode On, Idle Mode Off, Sleep Out Yes								
	Normal Mode On, Idle Mode On, Slee	ep Out	Yes							
	Partial Mode On, Idle Mode Off, Sleep	o Out	Yes							
	Partial Mode On, Idle Mode On, Sleep	o Out	Yes							
	Sleep In		Yes							
Default	Status	Defa	ault Value							
	Power On Sequence	Parti	ial mode off							
	S/W Reset Partial mode off									
	H/W Reset	H/W Reset Partial mode off								
Flow Chart	See Partial Area (30h)									

### 9.1.14. NORON: Normal Display Mode On (13h)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
NORON	0	1	0	0	0	0	1	0	0	1	1	(13h)
Parameter	No Pai	ramete	r									

Description	This command returns the display to normal mode.										
	Normal display mode on means Partial n	Normal display mode on means Partial mode off, Scroll mode Off.									
	Exit from NORON by the Partial mode On command (12h)										
	There is no abnormal visual effect during	mode	change between Normal mode On <	:-> Partial							
	mode On.										
Restriction	This command has no effect when Norm	al Disp	lay mode is active.								
Register	Status		Availability								
Availability	Normal Mode On, Idle Mode Off, Sleep O	Normal Mode On, Idle Mode Off, Sleep Out Yes									
	Normal Mode On, Idle Mode On, Sleep Out Yes										
	Partial Mode On, Idle Mode Off, Sleep Ou	ıt	Yes	1							
	Partial Mode On, Idle Mode On, Sleep Ou	ıt	Yes								
	Sleep In		Yes								
Default	Status	Defa	ault Value								
	Power On Sequence	Norr	mal Mode On								
	S/W Reset	S/W Reset Normal Mode On									
	H/W Reset	Norr	mal Mode On								
Flow Chart	See Partial Area and Vertical Scrolling D	See Partial Area and Vertical Scrolling Definition Descriptions for details of when to use this									
	command										


#### 9.1.15. INVOFF: Display Inversion Off (20h)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
INVOFF	0	1	0	0	0	1	0	0	0	0	0	(20h)
Parameter	No Pai	ramete	r									

Description	This command is used to recover from displa	av inversion mode
200011711011	This command makes no change of contents	
	This command does not change any other st	•
	Memory	Display
Restriction	This command has no effect when module is	already inversion off mode.
Register	Status	Availability
Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes
	Normal Mode On, Idle Mode On, Sleep Out	Yes
	Partial Mode On, Idle Mode Off, Sleep Out	Yes
	Partial Mode On, Idle Mode On, Sleep Out	Yes
	Sleep In	Yes
Default	Status [	Default Value
	Power On Sequence	Display Inversion off
	S/W Reset	Display Inversion off
	H/W Reset	Display Inversion off
Flow Chart	Display Inversion On Mode  INVOFF  Display Inversion Off Mode	Legend Command  Parameter  Display  Action  Mode  Sequential transter

#### 9.1.16. INVON: Display Inversion On (21h)


Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
INVON	0	1	0	0	0	1	0	0	0	0	1	(21h)
Parameter	No Pai	ramete	r									



### 9.1.17. APOFF: All Pixels Off (22h) (Only for Test Purposes)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
APOFF	0	1	0	0	0	1	0	0	0	1	0	(22h)
Parameter	No Pai	No Parameter										


Description	This command is only used for test purpos	This command is only used for test purpose e.g. pixel response time (on/off) measurements on he passive matrix display. Therefore, it is possible that this command is not used for final								
	the passive matrix display. Therefore, it is	possible that this command is not used for final								
	product software.									
	All driver outputs become "Low" data state	and display becomes black.								
	This command makes no change of content	nts of display memory.								
	This command does not change any other	status.								
	Exit commands are "All Pixels On", "Norma	al Display Mode On" and "Partial Display On".								
	The display is showing the contents of the	ne display is showing the contents of the frame memory after "Normal Display Mode On" and								
	"Partial Display On" commands.	artial Display On" commands.								
	(Example) Memory Display									
	Memory									
Restriction	This command has no effect when module	is already All Pixel Off mode.								
Register	Status	Availability								
Availability	Normal Mode On, Idle Mode Off, Sleep Out	t Yes								
	Normal Mode On, Idle Mode On, Sleep Out	t Yes								
	Partial Mode On, Idle Mode Off, Sleep Out	Yes								
	Partial Mode On, Idle Mode On, Sleep Out	Partial Mode On, Idle Mode On, Sleep Out Yes								
	Sleep In Yes									
Default	Status	Default Value								
	Power On Sequence	All pixel off mode disable								
	S/W Reset	All pixel off mode disable								
	H/W Reset	All pixel off mode disable								



### 9.1.18. APON: All Pixels On (23h) (Only for Test Purposes)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
APON	0	1	0	0	0	1	0	0	0	1	1	(23h)
Parameter	No Pa	ramete	r									

Description  This command is only used for test purpose e.g. pixel response time (on/off) measuremen the passive matrix display. Therefore, it is possible that this command is not used for final product software.  All driver outputs become "High" data state and display becomes white.  This command makes no change of contents of display memory.  This command does not change any other status.  Exit commands are "All Pixels On", "Normal Display Mode On" and "Partial Display On".  The display is showing the contents of the frame memory after "Normal Display Mode On" "Partial Display On" commands.									
product software.  All driver outputs become "High" data state and display becomes white.  This command makes no change of contents of display memory.  This command does not change any other status.  Exit commands are "All Pixels On", "Normal Display Mode On" and "Partial Display On".  The display is showing the contents of the frame memory after "Normal Display Mode On"	and								
All driver outputs become "High" data state and display becomes white.  This command makes no change of contents of display memory.  This command does not change any other status.  Exit commands are "All Pixels On", "Normal Display Mode On" and "Partial Display On".  The display is showing the contents of the frame memory after "Normal Display Mode On"	and								
This command makes no change of contents of display memory.  This command does not change any other status.  Exit commands are "All Pixels On", "Normal Display Mode On" and "Partial Display On".  The display is showing the contents of the frame memory after "Normal Display Mode On"	and								
This command does not change any other status.  Exit commands are "All Pixels On", "Normal Display Mode On" and "Partial Display On".  The display is showing the contents of the frame memory after "Normal Display Mode On"	and								
Exit commands are "All Pixels On", "Normal Display Mode On" and "Partial Display On".  The display is showing the contents of the frame memory after "Normal Display Mode On"	and								
The display is showing the contents of the frame memory after "Normal Display Mode On"	and								
	and and								
"Partial Display On" commands.									
(Example)									
Memory Display	Memory Display								
Restriction This command has no effect when module is already All Pixel On mode.									
Register Status Availability									
Availability Normal Mode On, Idle Mode Off, Sleep Out Yes									
Normal Mode On, Idle Mode On, Sleep Out Yes									
Partial Mode On, Idle Mode Off, Sleep Out Yes									
Partial Mode On, Idle Mode On, Sleep Out Yes									
Sleep In Yes	Sleep In Yes								
Default Status Default Value									
Power On Sequence All pixel on mode disable									
S/W Reset All pixel on mode disable									
H/W Reset All pixel on mode disable									



#### 9.1.19. WRCNTR: Write Contrast (25h)


Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
WRCNTR	0	1	0	0	0	1	0	0	1	0	1	(25h)
Parameter	1	1	0	0	EV6	EV5	EV4	EV3	EV2	EV1	EV0	

Description	This command is used to fine tuning the	contrast of	f the display. Parameter range is 00~7	Fh. The
	contrast is not linear but the contrast adju	stment is	linear. Luminance is increasing from 0	0h to 7Fh.
	00h is presenting dark end and 7Fh is pre	esenting b	right end.	
Restriction	-			
Register	Status		Availability	
Availability	Normal Mode On, Idle Mode Off, Sleep	Out	Yes	
	Normal Mode On, Idle Mode On, Sleep	Out	Yes	
	Partial Mode On, Idle Mode Off, Sleep O	Out	Yes	
	Partial Mode On, Idle Mode On, Sleep O	Out	Yes	
	Sleep In		Yes	
Default	Status	Defa	ult Value	
	Power On Sequence	3Fh		
	S/W Reset	3Fh		
	H/W Reset	3Fh		
Flow Chart	EV[7:0]  New Contrast Value Loaded		Legend  Command  Parameter  Display  Action  Mode  Sequential transter	

#### 9.1.20. DISPOFF: Display Off (28h)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
DISPOFF	0	1	0	0	0	1	0	1	0	0	0	(28h)
Parameter	No Pai	ramete	r									


	T							
Description	This command is used to enter into DISPLA	Y OFF mode. In this mode, the output from Frame						
	Memory disables and blank page inserted.							
	This command makes no change of conten	ts of frame memory.						
	This command does not change any other	status.						
	There will be no abnormal visible effect on t	he display.						
	Exit from this command by Display On (29h	)						
	Memory	Example) Display						
Restriction	This command has no effect when module	s already in Display Off mode.						
Register	Status	Availability						
Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes						
	Normal Mode On, Idle Mode On, Sleep Out	Yes						
	Partial Mode On, Idle Mode Off, Sleep Out	Yes						
	Partial Mode On, Idle Mode On, Sleep Out	Yes						
	Sleep In	Yes						
Default	Status	Default Value						
	Power On Sequence	Display off						
	S/W Reset	Display off						
	H/W Reset	Display off						



### 9.1.21. DISPON: Display On (29h)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
DISPON	0	1	0	0	0	1	0	1	0	0	1	(29h)
Parameter	No Pai	ramete	r									

Description	Turn on the display screen according to the	curre	ent display data RAM content and the	display					
	timing and setting.								
	This command is used to recover from DISI	PLAY	OFF mode. Output from the Frame N	Memory is					
	enabled.								
	This command makes no change of conten	ts of fi	rame memory.						
	This command does not change any other	status	i.						
	Memory	Exam	ıple) Display						
Restriction	This command has no effect when module	is alre	eady in Display On mode.						
Register	Status		Availability						
Availability	Normal Mode On, Idle Mode Off, Sleep Out		Yes						
	Normal Mode On, Idle Mode On, Sleep Out		Yes						
	Partial Mode On, Idle Mode Off, Sleep Out		Yes						
	Partial Mode On, Idle Mode On, Sleep Out		Yes						
	Sleep In		Yes						
Default	Status	Defau	ult Value						
	Power On Sequence	Displa	ay off						
	S/W Reset	S/W Reset Display off							
	H/W Reset	Displa	ay off						




### 9.1.22. CASET: Column Address Set (2Ah)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
CASET	0	1	0	0	0	1	0	1	0	1	0	(2Ah)
1st Parameter	1	1	0	XS7	XS6	XS5	XS4	XS3	XS2	XS1	XS0	
2nd Parameter	1	1	0	XE7	XE6	XE5	XE4	XE3	XE2	XE1	XE0	

#### NOTE: "-" Don't care


Description	This command is used to define area of fra	ame mer	mor	y where MCU can access.					
	This command makes no change on the o	ther driv	er s	tatus.					
	The value of XS [7:0] and XE [7:0] are refe	erred wh	en F	RAMWR command comes.					
	Each value represents one column line in	the Fran	ne N	lemory.					
	XS[7:0	(Examp		<u>=</u> [7:0]					
	\\\\	<u></u>		<u></u>					
Restriction	XS [7:0] always must be equal to or less than XE [7:0]								
	When XS [7:0] or XE [7:0] is greater than 8	83h, data	a of	out of range will be ignored.					
Register	Status	A	Avai	lability					
Availability	Normal Mode On, Idle Mode Off, Sleep Ou	t \	Yes						
	Normal Mode On, Idle Mode On, Sleep Ou	t \	Yes						
	Partial Mode On, Idle Mode Off, Sleep Out	\	Yes						
	Partial Mode On, Idle Mode On, Sleep Out	\	Yes						
	Sleep In	\	Yes						
Default	Status Default Value								
	XS [7:0] XE [7:0]								
	Power On Sequence	83h							
	S/W Reset	00h		83h					
	H/W Reset	00h		83h					



## 9.1.23. RASET: Row Address Set (2Bh)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
RASET	0	1	0	0	0	1	0	1	0	1	1	(2Bh)
1 <sub>st</sub> Parameter	1	1	0	YS7	YS6	YS5	YS4	YS3	YS2	YS1	YS0	
2nd Parameter	1	1	0	YE7	YE6	YE5	YE4	YE3	YE2	YE1	YE0	

Description	This command is used to define area of fr	ame mem	ory where MCU can access.							
	This command makes no change on the o	other drive	r status.							
	The value of YS [7:0] and YE [7:0] are ref	erred whe	n RAMWR command comes.							
	Each value represents one column line in	the Frame	Memory.							
	(Example)									
	YS[7:0] YS[7:0]									
Restriction	YS [7:0] always must be equal to or less t	han YE [7:	0]							
	When YS [7:0] or YE [7:0] is greater than	83h, data	of out of range will be ignored.							
Register	Status	Av	railability							
Availability	Normal Mode On, Idle Mode Off, Sleep Ou	it Ye	es							
	Normal Mode On, Idle Mode On, Sleep Ou	it Ye	es							
	Partial Mode On, Idle Mode Off, Sleep Out	Ye	es							
	Partial Mode On, Idle Mode On, Sleep Out	Ye	es							
	Sleep In	Sleep In Yes								
Default	Status Default Value									
		XS [7:0]	XE [7:0]							
	Power On Sequence	00h	83h							
	S/W Reset	S/W Reset 00h								
	H/W Reset 00h 83h									



## 9.1.24. RAMWR: Memory Write (2Ch)


Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
RAMWR	0	1	0	0	0	1	0	1	1	0	0	(2Ch)
Write D1[7:0]	1	1	0	D7	D6	D5	D4	D3	D2	D1	D0	-
:	1	1	0	:	:	:	:	:	:	:	:	-
Write Dn[7:0]	1	1	0	D7	D6	D5	D4	D3	D2	D1	D0	-

Description	This command is used to transfer data MC	U to f	rame memory.	
	This command makes no change to the ot	her dr	iver status.	
	When this command is accepted, the colur	nn re	gister and the row register are reset to the S	tart
	Column/Start Row positions.			
	The Start Column/Start Row positions are	differe	ent in accordance with MADCTR setting. The	n D
	[7:0] is stored in frame memory and the co	lumn	register and the row register incremented.	
	Frame Write can be canceled by sending a	any ot	her command.	
Restriction	In all color modes, there is no restriction or	n leng	th of parameters.	
Register	Status		Availability	
Availability	Normal Mode On, Idle Mode Off, Sleep Out		Yes	
	Normal Mode On, Idle Mode On, Sleep Out		Yes	
	Partial Mode On, Idle Mode Off, Sleep Out		Yes	
	Partial Mode On, Idle Mode On, Sleep Out		Yes	
	Sleep In		Yes	
Default	Status		ault Value	
	Power On Sequence		tents of memory is set randomly	
	S/W Reset		tents of memory is remained	
	H/W Reset	Conf	tents of memory is remained	
Flow Chart		•		
Flow Chart			Legend	
	RAMWR		Command	
		ı	Parameter	
		_ '/		
	Image Data D1[7:0],D2[7:0]		Display	
	Dn[7:0]		Action	
			i	
			Mode	
			Sequential	
	Any Command		transter	

## 9.1.25. RGBSET: Colour Set for 256 or 4k-Color Display (2Dh)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
RGBSET	0	1	0	0	0	1	0	1	1	0	1	(2Dh)
1 <sub>st</sub> parameter	1	1	0	-	-	-	R004	R003	R002	R001	R000	-
:	1	1	0	:	:	:	Rnn4	Rnn3	Rnn2	Rnn1	Rnn0	-
16th parameter	1	1	0	-	-	-	R154	R153	R152	R151	R150	-
17th parameter	1	1	0	-	-	G005	G004	G003	G002	G001	G000	-
:	1	1	0	:	:	Gnn5	Gnn4	Gnn3	Gnn2	Gnn1	Gnn0	
32nd parameter	1	1	0	-	-	G155	G154	G153	G152	G151	G150	
33rd parameter	1	1	0	-	-	-	B004	B003	B002	B001	B000	
:	1	1	0	:	:	:	Bnn4	Bnn3	Bnn2	Bnn1	Bnn0	
48th parameter	1	1	0	-	-	-	B154	B153	B152	B151	B150	


Description	This command is used to define the LUT for	or 8bit	-to-16bit or 12bit-to-16bit color depth						
	conversations. (See also Section 7.9。)								
	48 Bytes must be written to the LUT regard	dless	of the color mode. Only the values in S	Section					
	7.9。 are referred.								
	This command has no effect on other com	mand	s/parameters and Contents of frame m	nemory.					
	Visible change takes effect next time the F	rame	Memory is written to.						
Restriction	Do not send any command before the last	data i	s sent or LUT is not defined correctly.						
Register	Status		Availability						
Availability	Normal Mode On, Idle Mode Off, Sleep Out	t	Yes						
	Normal Mode On, Idle Mode On, Sleep Out	t	Yes						
	Partial Mode On, Idle Mode Off, Sleep Out		Yes						
	Partial Mode On, Idle Mode On, Sleep Out		Yes						
	Sleep In		Yes						
Default	Status	Defa	ult Value						
	Power On Sequence	r to Section 7.9。							
	S/W Reset	cet Contents of the look-up table protected							
	H/W Reset Refer to Section7.9。								



## 9.1.26. RAMRO : Memory Read (2EH)

	Α0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	0	0	1	0	1	1	1	0	(2Eh)
1 <sup>st</sup> parameter	1	1	1	х	х	х	х	х	х	х	х	х
2 <sup>nd</sup> parameter	1	1	1	D17	D16	D15	D14	D13	D12	D11	D10	00H ~ FFH
	1	1	1	Dx7	Dx6	Dx5	Dx4	Dx3	Dx2	Dx1	Dx0	00H ~ FFH
(N+1)th	1	<b>.</b>	1	Dn7	Dn6	Dn5	Dn4	Dn3	Dn2	Dn1	Dn0	00H ~ FFH
parameter	I		I	ווט	סווט	כווט	D(14	פוזט	טווב	וווט	טווט	OUH ~ FFH


	ı										
Description	This comma	and is us	ed to transfer data from	frame	memory to MCU. When the	is command	is accepted,				
	the column	register	and the page register ar	e rese	et to the Start Column/Start	Page position	ons. The Start				
	Column/Sta	art Page	positions are different in	accor	dance with MADCTR settin	g. Then D[7	:0] is read				
	back from th	pack from the frame memory and the column register and the page register incremented. Frame Read									
	can be stop	can be stopped by sending any other command.									
Restriction	In all color r	nodes, tl	ne Frame Read is alway	/s 16bi	it so there is no restriction o	n length of p	parameters.				
	Note: Memo	Note: Memory Read is only possible via the Parallel Interface.									
Register											
Availability			Sta	atus		Availability	/				
			Normal Mode On, Idle	e Mod	e Off, Sleep Out	Yes					
			Normal Mode On, Idle	e Mod	e On, Sleep Out	Yes					
			Partial Mode On, Idle	e Mode	e Off, Sleep Out	Yes					
			Partial Mode On, Idle	e Mode	e On, Sleep Out	Yes					
			Sleep In or	Boost	ter Off	Yes					
	'					1					
Default											
			Status		Default Value						
			Power On Sequence Contents of memory is set randomly								
			S/W Reset	V Reset Contents of memory is not cleared							
			H/W Reset	W Reset Contents of memory is not cleared							
						I					





#### 9.1.27. PTLAR: Partial Area (30h)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
PTLAR	0	1	0	0	0	1	1	0	0	0	0	(30h)
1 <sub>st</sub> Parameter	1	1	0	PS7	PS6	PS5	PS4	PS3	PS2	PS1	PS0	-
2nd Parameter	1	1	0	PE7	PE6	PE5	PE4	PE3	PE2	PE1	PE0	-

NOTE: "-" Don't care







#### 9.1.28. SCRLAR: Scroll Area (33h)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
SCRLAR	0	1	0	0	0	1	1	0	0	1	1	(33h)
1 <sub>st</sub> parameter	1	1	0	TFA7	TFA6	TFA5	TFA4	TFA3	TFA2	TFA1	TFA0	-
2nd parameter	1	1	0	VSA7	VSA6	VSA5	VSA4	VSA3	VSA2	VSA1	VSA0	-
3rd parameter	1	1	0	BFA7	BFA6	BFA5	BFA4	BFA3	BFA2	BFA1	BFA0	-

#### NOTE: "-" Don't care

## Descriptio n


This command just defines the Vertical Scrolling Area of the display and not performs vertical scroll. When MADCTR ML=0

The 1<sub>st</sub> parameter TFA [7:0] describes the Top Fixed Area (in No. of lines from Top of the Frame Memory and Display).

The 2nd parameter VSA [7:0] describes the height of the Vertical Scrolling Area (in No. of lines of the Frame Memory [not the display] from the Vertical Scrolling Start Address) The first line appears immediately after the bottom most line of the Top Fixed Area.

The 3rd parameter BFA [7:0] describes the Bottom Fixed Area (in No. of lines from Bottom of the Frame Memory and Display).

TFA, VSA and BFA refer to the Frame Memory Line Pointer.




## Restriction

The condition is (TFA+VSA+BFA) = 132, otherwise Scrolling mode is undefined.

## Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Default	Status	Default Valu	ue		
		TFA [7:0]	VSA [7:0]	BFA [7:0]	
	Power On Sequence	00h	84h	00h	
	S/W Reset	00h	84h	00h	
	H/W Reset	00h	84h	00h	
Flow Chart	Only required for non-rolling scrolling  Only required for non-rolling scrolling  Ist parameter of the param	Scroll Mode  de  FA[7:0] / /SA[7:0] /  FA[7:0] /  FA[7:0] /  XE[7:0] /  YE[7:0] /  Data		s the mory that data data data data data data data	Legend Command  Parameter  Display  Action  Mode  Sequential transter
	NOTE: The Frame Memory Window size r		ned correctly other	wise undesi	rable image will
	be displayed.	F			




## 9.1.29. TEOFF: Tearing Effect Line OFF (34h)


Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
TEOFF	0	1	0	0	0	1	1	0	1	0	0	(34h)
Parameter	No Pai	ramete	r									

Description	This command is used to turn OFF (Active	Low) the Tearing Effect output signal from the TE
	signal line.	
Restriction	This command has no effect when Tearing	Effect output is already OFF.
Register	Status	Availability
Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes
	Normal Mode On, Idle Mode On, Sleep Out	Yes
	Partial Mode On, Idle Mode Off, Sleep Out	Yes
	Partial Mode On, Idle Mode On, Sleep Out	Yes
	Sleep In	Yes
Default	Status	Default Value
	Power On Sequence	Tearing effect off
	S/W Reset	Tearing effect off
	H/W Reset	Tearing effect off
Flow Chart	TE Line Output  TEOFF  TE Line Output O	Parameter  Display  Action  Mode

#### 9.1.30. TEON: Tearing Effect Line ON (35h)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
TEON	0	1	0	0	0	1	1	0	1	0	1	(35h)
Parameter	1	1	0	-	-	-	-	-	-	-	М	





#### 9.1.31. MADCTR: Memory Data Access Control (36h)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
MADCTR	0	1	0	0	0	1	1	0	1	1	0	(36h)
Parameter	1	1	0	MY	MX	MV	ML	RGB	-	-	-	-

#### NOTE: "-" Don't care

#### Description


This command defines read/write scanning direction of frame memory.


This command makes no change on the other driver status.

Note: ML affects to Partial Area (30h), Vertical Scrolling Definition (33h), Vertical Scrolling Start address (37h), Partial On (12h) commands

#### Bit Assignment

Bit	NAME	DESCRIPTION
MY	ROW ADDRESS ORDER	These 3bits controls MCU to memory write/read direction.
MX	COLUMN ADDRESS ORDER	
MV	ROW/COLUMN ORDER	
ML	LINE ADDRESS ORDER	LCD refresh direction control
RGB	RGB-BGR ORDER	Color selector switch control
		0=RGB color filter panel, 1=BGR color filter panel)
		The contents of the frame memory are not changed.





Restriction	D2, D1 and D0 of the 1st parameter are set to '00	00'internally.	
Register	Status	Availability	
Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	

Default	Normal Mode On, Idle Mode On, Sleep Ou Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Sleep In	Yes Yes Yes
Default	Status Power On Sequence S/W Reset H/W Reset	Default Value  MY=0,MX=0,MV=0,ML=0,RGB=0  Not changed  MY=0,MX=0,MV=0,ML=0,RGB=0
Flow Chart	MADCTF  1st paramete MX,MY,MV ML,RGB	Action

#### 9.1.32. VSCSAD: Vertical Scroll Start Address of RAM (37h)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
VSCSAD	0	1	0	0	0	1	1	0	1	1	1	(37h)
Parameter	1	1	0	SSA7	SSA6	SSA5	SSA4	SSA3	SSA2	SSA1	SSA0	

This command is used together with Vertical Scrolling Definition (33h). These two commands describe the scrolling area and the scrolling mode.

The Vertical Scrolling Start Address command has one parameter which describes which line in the Frame Memory will be written as the first line after the last line of the Top Fixed Area on the display as illustrated below:


This command Start the scrolling.

Exit from V-scrolling mode by commands Partial mode On (12h) or Normal mode On (13h).

#### When MADCTR ML=0

Example:

When Top Fixed Area=Bottom Fixed Area=00, Vertical Scrolling Area=132 and Vertical Scrolling Pointer SSA='3'.




Description

#### When MADCTR ML=1

Example:

When Top Fixed Area=Bottom Fixed Area=00, Vertical Scrolling Area=132 and Vertical Scrolling Pointer SSA='3'.



NOTE: When new Pointer position and Picture Data are sent, the result on the display will happen at the next Panel Scan to avoid tearing effect.

SSA refers to the Frame Memory line Pointer.

Restriction	Since the value of the Vertical Scrolling Start Address is absolute (with reference to the Frame										
	Memory), it must not enter the fixed area (	define	d by Vertical Scrolling Definition (33h)	)-otherwise							
	undesirable image will be displayed on the	Pane	I.								
	SSA [7:0] is based on line unit.										
	SSA [6:0] = 00h, 01h, 02h, 03h,, 83h	SSA [6:0] = 00h, 01h, 02h, 03h, , 83h									
Register	Status										
Availability	Normal Mode On, Idle Mode Off, Sleep Out	Normal Mode On, Idle Mode Off, Sleep Out Yes									
	Normal Mode On, Idle Mode On, Sleep Out	Normal Mode On, Idle Mode On, Sleep Out Yes									
	Partial Mode On, Idle Mode Off, Sleep Out		No								
	Partial Mode On, Idle Mode On, Sleep Out		No								
	Sleep In		Yes								
Default	Status	Defa	ult Value (SSA[7:0])								
	Power On Sequence	00h									
	S/W Reset	S/W Reset 00h									
	H/W Reset	00h									
Flow Chart	See Vertical Scrolling Definition (33h) desc	cription	٦.								

## 9.1.33. IDMOFF: Idle Mode Off (38h)


Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
IDMOFF	0	1	0	0	0	1	1	1	0	0	0	(38h)
Parameter	No Pa	ramete	r									

Description	This command is used to recover from Idle mode on.										
	There will be no abnormal visible effect on the display mode change transition.										
	In the idle off mode,										
	I. LCD can display maximum 262,144 colors.										
	2. Normal frame frequency is applied.										
Restriction	This command has no effect when module	is already in idle off mode.									
Register	Status	Availability									
Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes									
	Normal Mode On, Idle Mode On, Sleep Out	Yes									
	Partial Mode On, Idle Mode Off, Sleep Out	Yes									
	Partial Mode On, Idle Mode On, Sleep Out	Yes									
	Sleep In	Yes									
Default	Status	Default Value									
	Power On Sequence	Idle mode off									
	S/W Reset	Idle mode off									
	H/W Reset	Idle mode off									
Flow Chart	Idle on mod	Command  Parameter  Display  Action  Mode  Sequential									

#### 9.1.34. IDMON: Idle Mode On (39h)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
IDMON	0	1	0	0	0	1	1	1	0	0	1	(39h)
Parameter	No Pai	rametei	r									


#### Description This command is used to enter into Idle mode on. There will be no abnormal visible effect on the display mode change transition. In the idle on mode, 1. Color expression is reduced. The primary and the secondary colors using MSB of each R, G and B in the Frame Memory, 8 color depth data is displayed. 2. 8-Color mode frame frequency is applied. 3. Exit from IDMON by Idle Mode Off (38h) command (Example) Memory Display "X": don't care Color R<sub>5</sub> R<sub>4</sub> R<sub>3</sub> R<sub>2</sub> R<sub>1</sub> R<sub>0</sub> G5 G4 G3 G2 G1 G0 B<sub>5</sub> B<sub>4</sub> B<sub>3</sub> B<sub>2</sub> B<sub>1</sub> B<sub>0</sub> Black 0XXXXX 0XXXXX 0XXXXX Blue 0XXXXX 0XXXXX 1XXXXX Red 1XXXXX 0XXXXX 0XXXXX 1XXXXX Magenta 1XXXXX 0XXXXX Green 0XXXXX 1XXXXX 0XXXXX 0XXXXX 1XXXXX 1XXXXX Cyan Yellow 1XXXXX 1XXXXX 0XXXXX White 1XXXXX 1XXXXX 1XXXXX Restriction This command has no effect when module is already in idle on mode. Register Status Availability Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Yes Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Yes Yes Sleep In



## 9.1.35. COLMOD: Interface Pixel Format (3Ah)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
COLMOD	0	1	0	0	0	1	1	1	0	1	0	(3Ah)
Parameter	1	1	0	-	-	-	-	-	P2	P1	P0	-

Description	This command is used	to defi	ne the fo	ormat of	RGB picture data, which is to be	transferred via						
, , , , , , , , , , , , , , , , , , ,	the MCU Interface. The				·							
	Interface Format	P2	P1	P0								
	Not Defined	0	0	0								
	Not Defined	0	0	1								
	8Bit/Pixel	0	1	0								
	12Bit/Pixel (Type A)	0	1	1								
	12Bit/Pixel (Type B)	1	0	0								
	16Bit/Pixel	1	0	1								
	18Bit/Pixel	1	1	0								
	24Bit/Pixel	1	1	1								
	Note: In 8 bit/pixel, 12b	oit/pixe,	l or 16 b	oit/pixel	mode, the LUT is applied to trans	sfer data into the						
	Frame Memory.											
Restriction	There is no visible effe	ct until	the Fran	ne Men	ory is written to.							
Register	Status				Availability							
Availability	Normal Mode On, Idle	Mode (	Off, Sleep	o Out	Yes							
	Normal Mode On, Idle	Mode (	On, Sleep	o Out	Yes							
	Partial Mode On, Idle I	Mode O	ff, Sleep	Out	Yes							
	Partial Mode On, Idle I	Mode O	n, Sleep	Out	Yes							
	Sleep In				Yes							
Default	Status			efault Value								
	Power On Sequence			0	05h (16Bit/Pixel)							
	S/W Reset			N	No Change							
	H/W Reset			0	05h (16Bit/Pixel)							



## 9.1.36. RDID1: Read ID1 Value (DAh)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
RDID1	0	1	0	1	1	0	1	1	0	1	0	(DAh)
Dummy Read	1	0	1	-	-	-	-	-	-	-	-	-
2nd parameter	1	0	1	ID17	ID16	ID15	ID14	ID13	ID12	ID11	ID10	-

NOTE: "-" Don't care

Description	This read byte returns 8-bit LCD module's	manufacturer ID
	D7-D0 (ID17 to ID10): LCD module's man	ufacturer ID.
	NOTE: See command RDDID (04h), 2nd po	arameter.
Restriction		
Register	Status	Availability
Availability	Normal Mode On, Idle Mode Off, Sleep Ou	Yes
	Normal Mode On, Idle Mode On, Sleep Ou	Yes
	Partial Mode On, Idle Mode Off, Sleep Out	Yes
	Partial Mode On, Idle Mode On, Sleep Out	Yes
	Sleep In	Yes
Default	Status	Default Value
	Power On Sequence	Not fixed
	S/W Reset	Not fixed
	H/W Reset	Not fixed
Flow Chart	Serial I/F Mode Parallel I  Read ID1 Read  Send 2nd parameter  Send parameter	Display  Mode  Action  Mode

## 9.1.37. RDID2: Read ID2 Value (DBh)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
RDID2	0	1	0	1	1	0	1	1	0	1	1	(DBh)
Dummy Read	1	0	1	-	-	-	-	-	-	-	-	-
2nd parameter	1	0	1	ID27	ID26	ID25	ID24	ID23	ID22	ID21	ID20	-

NOTE: "-" Don't care

Description	This read byte returns 8-bit LCD module/o	driver version ID
	D7-D0 (ID27 to ID20): LCD module/driver	r version ID
	Parameter Range: ID=80h to FFh	
	NOTE: See command RDDID (04h), 3rd p	parameter.
Restriction		
Register	Status	Availability
Availability	Normal Mode On, Idle Mode Off, Sleep Ou	ut Yes
	Normal Mode On, Idle Mode On, Sleep Ou	ut Yes
	Partial Mode On, Idle Mode Off, Sleep Out	ut Yes
	Partial Mode On, Idle Mode On, Sleep Out	ut Yes
	Sleep In	Yes
Default	Status	Default Value
	Power On Sequence	Not fixed
	S/W Reset	Not fixed
	H/W Reset	Not fixed
Flow Chart	Read ID2  Read ID2  Send 2nd parameter  During Read ID2  Send 2nd Parameter	Legend Command  Parameter  Display  Display  Action  Mode  Sequential transter

## 9.1.38. RDID3: Read ID3 Value (DCh)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
RDID3	0	1	0	1	1	0	1	1	1	0	0	(DCh)
Dummy Read	1	0	1	-	-	-	-	-	-	-	1	-
2nd parameter	1	0	1	ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30	-

NOTE: "-" Don't care

Description	This read byte returns 8-bit LCD module/o	/driver ID
Description	•	
	D7-D0 (ID37 to ID30): LCD module/driver	
	NOTE: See command RDDID (04h), 4th pa	parameter.
Restriction		
Register	Status	Availability
Availability	Normal Mode On, Idle Mode Off, Sleep Ou	ut Yes
	Normal Mode On, Idle Mode On, Sleep Ou	ut Yes
	Partial Mode On, Idle Mode Off, Sleep Out	ıt Yes
	Partial Mode On, Idle Mode On, Sleep Out	ıt Yes
	Sleep In	Yes
Default	Status	Default Value
	Power On Sequence	Not fixed
	S/W Reset	Not fixed
	H/W Reset	Not fixed
Flow Chart	Read ID3  Read  Send 2nd parameter  Dun Re	Legend  Legend  Command  Parameter  Display  Display  Action  Mode  Sequential transter

## 9.1.39. DutySet: Display Duty setting (B0H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
DutySet	0	1	0	1	0	1	1	0	0	0	0	(B0h)
Parameter	1	1	0	Du7	Du6	Du5	Du4	Du3	Du2	Du1	Du0	-

NOTE: "-" Don't care

Sleep In Status	On, Idle On, Idle	e Mode e Mode Mode	Off, SI	eep Ou	t	Du2  O  Availa  Yes  Yes  Yes  Yes	Du1	Du0	Command se Display duty numbers-1 132-1=131	y		
Example: 1/132 duty Display duty mu Status Normal Mode Partial Mode C Partial Mode C Sleep In Status	1 On, Idle On, Idle	0 (1/4 dut e Mode e Mode Mode	o Off, SI Off, SIe	0 eep Ou eep Out	0 t	0 Availa Yes Yes Yes	1		Display duty numbers-1	y		
1/132 duty Display duty mu Status Normal Mode Normal Mode Partial Mode C Partial Mode C Sleep In Status	On, Idle	1/4 dut e Mode e Mode Mode	e Off, SI off, SI	eep Ou eep Ou	t t	Availa Yes Yes Yes		1				
Status  Normal Mode  Normal Mode  Partial Mode C  Partial Mode C  Sleep In  Status	On, Idle On, Idle	e Mode e Mode Mode	Off, SI	eep Ou	t	Yes Yes Yes	bility					
Normal Mode of Normal Mode of Partial Mode of Partial Mode of Sleep In	On, Idle	e Mode Mode	On, SI	eep Ou	t	Yes Yes Yes	bility					
Normal Mode C Partial Mode C Partial Mode C Sleep In Status	On, Idle	e Mode Mode	On, SI	eep Ou	t	Yes Yes						
Partial Mode C Partial Mode C Sleep In Status	On, Idle	Mode	Off, Sle	ep Out		Yes						
Partial Mode C Sleep In Status												
Sleep In Status	On, Idle	Mode	On, Sle	ep Out		Yes						
Status												
						Yes						
								lue (D	u[7:0])			
Power On Sequence						0011b (	(83h)					
S/W Reset					1000	10000011b (83h)						
H/W Reset					1000	10000011b (83h)						
				<b>\</b>				Command				
F	I/W Reset	I/W Reset	I/W Reset	Di		DutySet	DutySet	DutySet  Du[7:0]	DutySet Command Paramete  Display  Action  Mode	DutySet  Command  Parameter  Display  Action  Mode  Sequential		

## 9.1.40. FirstCom: First Com. Page address (B1H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
FirstCom	0	1	0	1	0	1	1	0	0	0	1	(B1h)
Parameter	1	1	0	F7	F6	F5	F4	F3	F2	F1	F0	-

NOTE: "-" Don't care

Description	This com	This command defines the first output COM number that mapping to the RAM page												
	address (	0. For de	tail settir	ng value,	please	see the ta	ble as be	elow.						
	F7	F6	F5	F4	F3	F2	F1	F0	Line address					
	0	0	0	0	0			1	0					
	0	0	0	0	1			0	2					
	0	0	0	0	1			1	3					
	0	:	:	:	:			:	:					
	1													
	Example	example:  f FirstCom=8, common 8 would output the data of RAM page address 0.												
Restriction	If FirstCo	m=8, co	mmon 8	would ou	itput tne	data of R	AM page	address	0.					
Register	Status					Availa	ability							
Availability	Normal N	Normal Mode On, Idle Mode Off, Sleep Out Yes												
	Normal N	Normal Mode On, Idle Mode On, Sleep Out Yes												
	Partial M	lode On, I	dle Mode	Off, Slee	p Out	Yes								
	Partial M	lode On, I	dle Mode	On, Slee	p Out	Yes								
	Sleep In					Yes								
Default	Status					efault Valu	ie (F[7:0	])						
	Power O	n Sequer	ice		0	0h								
	S/W Res				0	0h								
	H/W Res	set			0	0h								
Flow Chart								end	<u> </u> 					
		FirstCom												
	Display													
		F[7:0]  Sequential transter												

## 9.1.41. OscDiv: FOSC Divider (B3H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
OscDiv	0	1	0	1	0	1	1	0	0	1	1	(B3h)
Parameter	1	1	0	-	-	-	-	-	-	CLD1	CLD0	-

Description	This command is used to s	pecify the Cl	_ dividing r	atio.	
	CLD1, CLD0: CL dividing r	atio. They ar	e used to d	hange number of dividing stag	jes of external or
	internal clock.				
		CLD1	CLD0	CL dividing ratio	
		0	0	Not divide	
		0	1	2 divisions	
		1	0	4 divisions	
		1	1	8 divisions	
Restriction					
Register	Status			Availability	
Availability	Normal Mode On, Idle Mo	ode Off, Slee	p Out	Yes	
	Normal Mode On, Idle Mo	ode On, Slee	p Out	Yes	
	Partial Mode On, Idle Mod	de Off, Sleep	Out	Yes	
	Partial Mode On, Idle Mod	de On, Sleep	Out	Yes	
	Sleep In			Yes	
Default	Status		Defa	ault Value (CLD[0:1])	
	Power On Sequence		00b		
	S/W Reset		00b		
	H/W Reset		00b		
Flow Chart			cDiv  D[2:0]	Legend Command Parameter Display Action Mode Sequential transter	

## 9.1.42. NLInvSet: N-Line control (B5H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
NLInvSet	0	1	0	1	0	1	1	0	1	0	1	(B5h)
Parameter	1	1	0	М	N6	N5	N4	N3	N2	N1	N0	-

Description	This command is used to set the inverted line	his command is used to set the inverted line number with range of 2 to (duty-1) to improve display uality. When M=0, inversion occurs in every frame; when M=1, inversion is independent from											
	quality. When M=0, inversion occurs in every	frame; when M=1, i	nversion is independent fror	n									
	frames. If N[6:0]=0, N-line inversion function is	s disable.											
	Line inversion numbers=N[6:0] +1.												
	Example:												
	If N[6:0]=7, inversion occurs per 8 line.												
Restriction													
Register	Status	Availability											
Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes											
	Normal Mode On, Idle Mode On, Sleep Out	Yes											
	Partial Mode On, Idle Mode Off, Sleep Out	Yes											
	Partial Mode On, Idle Mode On, Sleep Out	Yes											
	Sleep In	Yes											
Default	Status	Default Value											
		M	N[6:0]										
	Power On Sequence	0b	0000000b										
	S/W Reset	0b	000000b										
	H/W Reset	0b	0000000ь										
Flow Chart	NLInvSet  M N[6:0]	Pa   Cc	egend mmand rameter Display Action Mode quential anster										

## 9.1.43. ComScanDir: Com/Seg Scan Direction for glass layout (B7H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
ComScanDir	0	1	0	1	0	1	1	0	1	1	1	(B7h)
Parameter	1	1	0	0	SMX	0	0	SBGR	0	0	0	-

NOTE: "-" Don't care

Description					
		Function		0	1
	SMX	Inverse the MX settin	g	Keep MX	Inverse MX
	SBGR	Inverse the BGR setting	ng	Keep BGR	Inverse BGR
Restriction					
Register	Status			Availability	
Availability	Normal Mode C	n, Idle Mode Off, Sleep Out	t	Yes	
	Normal Mode C	n, Idle Mode On, Sleep Out	t	Yes	
	Partial Mode Or	n, Idle Mode Off, Sleep Out		Yes	
	Partial Mode Or	n, Idle Mode On, Sleep Out		Yes	
	Sleep In			Yes	
Default	Status		Defa	ult Value	
	Power On Sequ	ience	000b	)	
	S/W Reset		000b	)	
	H/W Reset		000b	)	
Flow Chart		CSD[2	,	Legend Command Parameter  Display  Action  Mode  Sequential transter	

## 9.1.44. RMWIN: Read Modify Write control in (B8H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
RMWIN	0	1	0	1	0	1	1	1	0	0	0	(B8h)
Parameter	No Pai	No Parameter										

Description	Read modify write control IN			
Restriction				
Register	Status		Availability	
Availability	Normal Mode On, Idle Mode Off, Sleep Ou	t	Yes	
	Normal Mode On, Idle Mode On, Sleep Ou	t	Yes	
	Partial Mode On, Idle Mode Off, Sleep Out		Yes	
	Partial Mode On, Idle Mode On, Sleep Out		Yes	
	Sleep In		Yes	
Default	Status	Defa	ult Value	
	Power On Sequence			
	S/W Reset			
	H/W Reset			

## 9.1.45. RMWOUT: Read Modify Write control out(B9H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
RMWOUT	0	1	0	1	0	1	1	1	0	0	1	(B9h)
Parameter	No Pai	ramete	r									

Description	Read modify write control OUT								
Restriction									
Register	Status	Status Availability							
Availability	Normal Mode On, Idle Mode Off, Sleep Out		Yes						
	Normal Mode On, Idle Mode On, Sleep Out		Yes						
	Partial Mode On, Idle Mode Off, Sleep Out		Yes						
	Partial Mode On, Idle Mode On, Sleep Out		Yes						
	Sleep In		Yes						
Default	Status	Defa	ult Value						
	Power On Sequence	ı							
	S/W Reset	-							
	H/W Reset								

## 9.1.46. VopSet: Vop set (C0H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
VopSet	0	1	0	1	1	0	0	0	0	0	0	(C0h)
1 <sup>st</sup> parameter	1	1	0	Vop7	Vop6	Vop5	Vop4	Vop3	Vop2	Vop1	Vop0	-
2 <sup>nd</sup> parameter	1	1	0	-	-	-	-	-	-	-	Vop8	

NOTE: "-" Don't care

Description	The command is used to program the opting	The command is used to program the optimum LCD supply voltage V0. Please see Section 7.10										
	for reference.											
Restriction												
Register	Status	Availab	Availability									
Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes		]								
	Normal Mode On, Idle Mode On, Sleep Out	Yes										
	Partial Mode On, Idle Mode Off, Sleep Out	Yes		]								
	Partial Mode On, Idle Mode On, Sleep Out	Yes		]								
	Sleep In	Yes		]								
Default	Status	Defa	ult Value (Vop=12V)									
		Vop8	Vop[7:0]									
	Power On Sequence	0	11010010b (D2h)	]								
	S/W Reset	0	11010010b (D2h)	]								
	H/W Reset	0	11010010b (D2h)	]								
Flow Chart	VopSer  1st & 2nd para Vop[8:0		Legend Command  Parameter  Display  Action  Mode  Sequential transter									

# 9.1.47. VopOfsetInc: Vop Increase 1 (C1H)


Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
VopOfsetInc	0	1	0	1	1	0	0	0	0	0	1	(C1h)

Description	With the VopOfsetInc and VopOfsetDec co	mmand the VLCD voltage and therewith the contrast				
	of the LCD can be adjusted. This command	increases the value of Vop offset register by 1.				
	If you set the electronic control value to 1111	111, the control value is set to 0000000 after this				
	command has been executed.					
Restriction						
Register	Status	Availability				
Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes				
	Normal Mode On, Idle Mode On, Sleep Out	Yes				
	Partial Mode On, Idle Mode Off, Sleep Out	Yes				
	Partial Mode On, Idle Mode On, Sleep Out	Yes				
	Sleep In	Yes				
Default	Status	efault Value				
	Power On Sequence					
	S/W Reset					
	H/W Reset					
Flow Chart	VopOfseti Vop offset re Vop offset reg	Action   Mode   Sequential				

### 9.1.48. VopOfsetDec: Vop Decrease 1 (C2H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
VopOfsetDec	0	1	0	1	1	0	0	0	0	1	0	(C2h)

Description	With the \	opOfsetInc and VopOfsetDe	c comma	nd the VLCD volta	ge and therewith the		
	of the LCI	O can be adjusted. This comm	and decr	eases the value of	Vop offset register by		
	If you set t	he electronic control value to 0	000000, 1	the control value is	set to 1111111 after t		
	command	has been executed.					
		Electronic Control Value	Decim	al Equivalent	V0 Offset		
		0111111		63	+2520 mV		
		0111110		62	+2480 mV		
		0111101		61	+2440 mV		
		0000010		2	+80 mV		
		000001		1	+40 mV		
		0000000		0	0 mV		
		1111111		-1	-40 mV		
		1111110		-2	-80 mV		
		1100010		-62	-2480 mV		
		1100001		-63	-2520 mV		
		1100000		-64	-2560mV		
		Table 9.1-1	Possik	ole Vop[6:0] valu	es		
Restriction							
Register	Status			Availability			
Availability	Normal N	Node On, Idle Mode Off, Sleep	Out	Yes			
	Normal N	Node On, Idle Mode On, Sleep	Out	Yes			
	Partial M	ode On, Idle Mode Off, Sleep (	Out	Yes			
	Partial M	ode On, Idle Mode On, Sleep (	Out	Yes			
	Sleep In			Yes			
Default	Status		Defa	Default Value			
	Power O	n Sequence					
	S/W Res	et					
	H/W Res	ot		·			



### 9.1.49. BiasSel: Bias Selection (C3H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
BiasSel	0	1	0	1	1	0	0	0	0	1	1	(C3h)
Parameter	1	1	0	-	-	-	-	-	Bias2	Bias1	Bias0	-

NOTE: "-" Don't care


Description	Select LCD bias ratio of the voltage required for driving the LCD.
	Bais2 Bais1 Bais0 LCD bias
	0 0 0 1/12
	0 0 1 1/11
	0 1 0 1/10
	0 1 1 1/9
	1 0 0 1/8
	1 0 1 1/7
	1 1 0 1/6
	1 1 1 1/5
Restriction	
Register	Status Availability
Availability	Normal Mode On, Idle Mode Off, Sleep Out Yes
	Normal Mode On, Idle Mode On, Sleep Out Yes
	Partial Mode On, Idle Mode Off, Sleep Out Yes
	Partial Mode On, Idle Mode On, Sleep Out Yes
	Sleep In Yes
Default	Status Default Value (Bias[2:0])
	Power On Sequence 110b
	S/W Reset 110b
	H/W Reset 110b
Flow Chart	BiasSel  Parameter  Display  Action  Mode  BS[2:0]  Sequential transter

### 9.1.50. BstPmpXSel: Booster Setting (C4H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
BstPmpXSel	0	1	0	1	1	0	0	0	1	0	0	(C4h)
Parameter	1	1	0	-	-	-	-	-	BST2	BST 1	BST0	-

NOTE: "-" Don't ca	1								
Description	Booster	setting							
	BST2	BST1	BST0						
				x1 boosting o	circuit				
	0	0	0	(Booster o	ff)				
	0	0	1	x2 boosting o	circuit				
	0	1	0	x3 boosting o	circuit				
	0	1	1	x4 boosting o	ircuit				
	1	0	0	x5 boosting o	circuit				
	1	0	1	x6 boosting c	circuit				
	1	1	0	x7 boosting c	circuit				
	1	1	1	x8 boosting o	circuit				
Restriction									
Register	Status					Availability			
Availability	Normal	Mode O	n, Idle Mo	ode Off, Sleep Out		Yes			
	Normal	Mode O	n, Idle Mo	ode On, Sleep Out		Yes			
	Partial I	Mode On	, Idle Mo	de Off, Sleep Out		Yes			
	Partial I	Mode On	, Idle Mo	de On, Sleep Out		Yes			
	Sleep li	n				Yes			
Default									
Dolault	Status				Dofo	ult \/alua (PST[2:0])			
		On Com	0000			ult Value (BST[2:0])			
	l -	On Seque	ence		110b				
	S/W Re					110b			
	H/W Re	eset			110b				

# **ST7637**




# 9.1.51. BstEffSel: Booster Efficiency selection (C5H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
BstEffSel	0	1	0	1	1	0	0	0	1	0	1	(C5h)
Parameter	1	1	0	-	-	-	-	-	-	BTF1	BTF0	-

Description	Booster Effi	ciency set								
·	BTF1	BTF0	Frequency ( Hz )							
	0	0	Level 1							
	0	1	Level 2 (default)							
	1	0	Level 3							
	By Booster	Stages (2X	3X, 4X, 5X, 6X, 7X	, 8X) an	d Booster Efficiency (Level1~3) comma	ands, we				
	could easily	set the bes	t Booster performar	ice with	suitable current consumption. If the Bo	oster				
	Efficiency is	set to high	er level (level3 is hig	her tha	n level1). The Boost Efficiency is better	than lower				
	level, and it	just need fe	ew more power cons	umption	n current.					
Restriction										
Register	Status				Availability					
Availability	Normal Mo	ode On, Idle	Mode Off, Sleep O	ut	Yes					
	Normal Mo	ode On, Idle	Mode On, Sleep O	ut	Yes					
	Partial Mo	de On, Idle	Mode Off, Sleep Ou	t	Yes					
	Partial Mo	de On, Idle	Mode On, Sleep Oເ	t	Yes					
	Sleep In				Yes					
Default										
Boldan	Status Default Value (BTF[1:0])									
		Power On Sequence 01b								
	S/W Rese	-		01b						
	H/W Rese	T.		01b						

# **ST7637**



# 9.1.52. VopOffset: Vop offset fuse bit adjust (C7H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
VopOffset	0	1	0	1	1	0	0	0	1	1	1	(C7h)
Parameter1	1	1	0	VOS7	VOS6	VOS5	VOS4	VOS3	VOS2	VOS1	VOS0	-
Parameter2	1	1	0	-	-	-	-	-	-	-	VOS8	-

Description	The command is used to the Vop offset for	r V0.					
Restriction							
Register	Status	Availab	Availability				
Availability	Normal Mode On, Idle Mode Off, Sleep Out	t Yes					
	Normal Mode On, Idle Mode On, Sleep Out	t Yes					
	Partial Mode On, Idle Mode Off, Sleep Out	Yes					
	Partial Mode On, Idle Mode On, Sleep Out	Yes					
	Sleep In	Yes					
Default	Status		Default Value				
		VOS8	VOS[7:0]				
	Power On Sequence	0	0				
	S/W Reset	0	0				
	H/W Reset	0	0				
Flow Chart	VopOffs  1st & 2nd para VOS[8:		Legend  Command  Parameter  Display  Action  Mode  Sequential transter				

# 9.1.53. VgSorcSel: Vg source control (CBH)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
V3SorcSel	0	1	0	1	1	0	0	1	0	1	1	(CBh)
Parameter	1	1	0	-	-	-	-	-	-	-	2BT0	-

NOTE: "-" Don't care

Description	2BT0=0: Vg source comes from VDD2;								
	2BT0=1: Vg source comes from 2-times charge pump.								
Restriction									
Register	Status Availability								
Availability	Normal Mode On, Idle Mode Off, Sleep Out Yes								
	Normal Mode On, Idle Mode On, Sleep O	Out	Yes						
	Partial Mode On, Idle Mode Off, Sleep O	ut	Yes						
	Partial Mode On, Idle Mode On, Sleep O	ut	Yes						
	Sleep In		Yes						
Default	Status	Defa	ault Value (2BT0)						
	Power On Sequence	Power On Sequence 1							
	S/W Reset	1							
	H/W Reset	1							
Flow Chart	VgSort 2BT		Command  Parameter  Display  Action  Mode  Sequential transter						

# 9.1.54. ID1Set: ID1 setting (CCH)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
ID1Set	0	1	0	1	1	0	0	1	1	0	0	(CCh)
Parameter	1	1	0	ID1_7	ID1_6	ID1_5	ID1_4	ID1_3	ID1_2	ID1_1	ID1_0	-

Description	ID1 setting for OPT program data input	
Restriction		
Register	Status	Availability
Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes
	Normal Mode On, Idle Mode On, Sleep Out	Yes
	Partial Mode On, Idle Mode Off, Sleep Out	Yes
	Partial Mode On, Idle Mode On, Sleep Out	Yes
	Sleep In	Yes
Default	Status	Default Value
	Power On Sequence	00h
	S/W Reset	00h
	H/W Reset	00h
Flow Chart	D[7:0]	Legend Command Parameter  Display  Action  Mode  Sequential transter

# 9.1.55. ID2Set : ID2 setting (CDH)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
ID2Set	0	1	0	1	1	0	0	1	1	0	1	(CDh)
Parameter	1	1	0	1	ID2_6	ID2_5	ID2_4	ID2_3	ID2_2	ID2_1	ID2_0	-

NOTE: "-" Don't care

Description	ID2 setting for OPT program data input	
Restriction		
Register	Status	Availability
Availability	Normal Mode On, Idle Mode Off, Sleep O	ut Yes
	Normal Mode On, Idle Mode On, Sleep O	ut Yes
	Partial Mode On, Idle Mode Off, Sleep Ou	t Yes
	Partial Mode On, Idle Mode On, Sleep Ou	t Yes
	Sleep In	Yes
Default	Status	Default Value
	Power On Sequence	00h
	S/W Reset	00h
	H/W Reset	00h
Flow Chart	D[6:0	Parameter  Display  Action  Mode

# 9.1.56. ID3Set : ID3 setting (CEH)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
ID3Set	0	1	0	1	1	0	0	1	1	1	0	(CEh)
Parameter	1	1	0	ID3_7	ID3_6	ID3_5	ID3_4	ID3_3	ID3_2	ID3_1	ID3_0	-

NOTE: "-" Don't care

Description	ID3 setting for OPT program data input							
Restriction								
Register	Status Availability  Normal Mode On Idle Mode Off Sleen Out Yes							
Availability	Normal Mode On, Idle Mode Off, Sleep Out	t Yes						
	Normal Mode On, Idle Mode On, Sleep Out	t Yes						
	Partial Mode On, Idle Mode Off, Sleep Out	Yes						
	Partial Mode On, Idle Mode On, Sleep Out	Yes						
	Sleep In	Yes						
Default	Status	Default Value						
	Power On Sequence	00h						
	S/W Reset	00h						
	H/W Reset	00h						
Flow Chart	D[7:0]	Display  Action  Mode						

# 9.1.57. NASET: Analog circuit setting (D0H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
AutoLoadSet	0	1	0	1	1	0	1	0	0	0	0	(D0h)
Parameter	1	1	0	0	0	0	1	1	1	0	1	(1Dh)

Description	Analog circuit setting. Such as follow	ver selection. le	evel shifter power mo	de selection.				
Restriction								
Register	Status		Availability					
Availability	Normal Mode On, Idle Mode Off, S	leep Out	Yes					
	Normal Mode On, Idle Mode On, S	leep Out	Yes					
	Partial Mode On, Idle Mode Off, Sl	eep Out	Yes					
	Partial Mode On, Idle Mode On, Sl	eep Out	Yes					
	Sleep In		Yes					
Default	Status	Default Valu	e D[7:0]					
	Power On Sequence	1Dh						
	S/W Reset	1Dh						
	H/W Reset	1Dh						
Flow Chart		ANASET  1DH	Command  Parameter  Display  Action  Mode  Sequential transter					

### 9.1.58. AutoLoadSet: mask rom data auto re-load control (D7H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
AutoLoadSet	0	1	0	1	1	0	1	0	1	1	1	(D7h)
Parameter	1	1	0	EXTE	ОТРВЕ	-	ARD	1	1	1	1	-

Description	Mask rom data auto re-load control										
Восоприон	EXTE : External command enable (OTP input), 1: enable, 0: disable										
	OTPBE: OTPB auto-read enable (O			0)							
		-									
	ARD : OTP auto recovery enable co										
Destriction		0: Enable OTP auto recovery									
Restriction	01.1		A 11 . 15 . 111								
Register	Status		Availability								
Availability	Normal Mode On, Idle Mode Off, S	-	Yes								
	Normal Mode On, Idle Mode On, S	leep Out	Yes								
	Partial Mode On, Idle Mode Off, Sle	eep Out	Yes								
	Partial Mode On, Idle Mode On, Sle	rtial Mode On, Idle Mode On, Sleep Out Yes									
	Sleep In	eep In Yes									
Default											
Delault	Status	Default Valu	oD[7:0]	]							
		Default Valu	eD[7.0]								
	Power On Sequence	00h									
	S/W Reset	00h									
	H/W Reset	00h									
Flavo Chart			. — — —	· <b>–</b>							
Flow Chart	D[	toLoadSet  7](EXTE), [4](ARD)	Legend Command Parameter  Display  Action  Mode  Sequential transter								

# 9.1.59. RDTstStatus: Read IC status (DEH)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
RDTstStatus	0	1	0	1	1	0	1	1	1	1	0	(DEh)
Dummy Read	1	0	1	-	-	-	-	-	-	-	-	
Parameter	1	0	1	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	-

NOTE: "-" Don't care

Description	Read IC status.			
	Contect of OTP / RDA /	PWR_VOP read contr	ol	
	(selection Byte by Stus	OutByteSel[3:0] control	)	
Restriction				
Register	Status		Availability	
Availability	Normal Mode On, Idle I	Mode Off, Sleep Out	Yes	
	Normal Mode On, Idle I	Mode On, Sleep Out	Yes	
	Partial Mode On, Idle M	lode Off, Sleep Out	Yes	
	Partial Mode On, Idle M	lode On, Sleep Out	Yes	
	Sleep In		Yes	
Default	Status	Default Value		
	Power On Sequence	-		
	S/W Reset	-		
	H/W Reset	-		
Flow Chart	Serial I/F Mod Read 04h  Dummy Clock  Send 2nd parameter	Read 04h  Dummy Read  Send 2nd parameter	Host Display	Command  Parameter  Display  Action  Mode  Sequential transter

### 9.1.60. EPCTIN: Control OTP WR/XRD (E0H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
EPCTIN	0	1	0	1	1	1	0	0	0	0	0	(E0h)
Parameter	1	1	0	0	0	WR /XRD	0	0	0	0	0	-

NOTE: "-" Don't care

Description	WR/XRD: when setting "1" → The Write Enable of OTP will be opened.							
	WR/XRD: when setting "0" → The Rea	d Enab	ole of OTP will be opened.					
Restriction								
Register	Status							
Availability	Normal Mode On, Idle Mode Off, Sleep O	ut	Yes					
	Normal Mode On, Idle Mode On, Sleep C	ut	Yes					
	Partial Mode On, Idle Mode Off, Sleep Ou	t	Yes					
	Partial Mode On, Idle Mode On, Sleep Ou	t	Yes					
	Sleep In		Yes					
Default	Status	Defa	ault Value (WR/XRD)					
	Power On Sequence	0						
	S/W Reset	0						
	H/W Reset	0						
Flow Chart	WR/XI		Legend  Command  Parameter  Display  Action  Mode  Sequential transter					

# 9.1.61. EPCOUT: OTP control cancel (E1H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
EPCOUT	0	1	0	1	1	1	0	0	0	0	1	(E1h)

Description	IC exits the OTP control circuit when execut	ing this	command.				
Restriction							
Register	Status		Availability				
Availability	Normal Mode On, Idle Mode Off, Sleep Ou	ıt	Yes				
	Normal Mode On, Idle Mode On, Sleep Ou	ıt	Yes				
	Partial Mode On, Idle Mode Off, Sleep Ou		Yes				
	Partial Mode On, Idle Mode On, Sleep Ou		Yes				
	Sleep In		Yes				
Default	Status	ult Value					
	Power On Sequence						
	S/W Reset						
	H/W Reset						
Flow Chart	MS[1:  MS[1:  WR/XRI  EPMN  EPCOU	O]  TIN  O=1  VR	Legend Command  Parameter  Display  Action  Mode  Sequential transter				

### 9.1.62. EPMWR: Write to OTP (E2H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
EPCOUT	0	1	0	1	1	1	0	0	0	1	0	(E2h)

Description	IC actives trigger to start OTP programming	when	executing this command.				
Restriction							
Register	Status		Availability				
Availability	Normal Mode On, Idle Mode Off, Sleep Ou	ıt	Yes				
	Normal Mode On, Idle Mode On, Sleep Ou	ıt	Yes				
	Partial Mode On, Idle Mode Off, Sleep Ou		Yes				
	Partial Mode On, Idle Mode On, Sleep Ou		Yes				
	Sleep In		Yes				
Default	Status	ult Value					
	Power On Sequence						
	S/W Reset						
	H/W Reset						
Flow Chart	MS[1:  MS[1:  WR/XRI  EPMN  EPCOU	O)  TIN  O=1  VR	Legend Command Parameter Display  Action Mode Sequential transter				

### 9.1.63. EPMRD: Read from OTP (E3H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
EPMRD	0	1	0	1	1	1	0	0	0	1	1	(E3h)

Description	IC actives trigger to start OTP data download to circuit when executing this command.							
Restriction								
Register	Status		Availability					
Availability	Normal Mode On, Idle Mode Off, Sleep Out	t	Yes					
	Normal Mode On, Idle Mode On, Sleep Out	t	Yes					
	Partial Mode On, Idle Mode Off, Sleep Out		Yes					
	Partial Mode On, Idle Mode On, Sleep Out		Yes					
	Sleep In		Yes					
Default	Status	Defa	ult Value					
	Power On Sequence							
	S/W Reset							
	H/W Reset							
Flow Chart	MS[1:0]  MS[1:0]  WR/XRD  EPCOUT	N	Legend Command  Parameter  Display  Action  Mode  Sequential transter					

# 9.1.64. OTPSEL: OTP selection (E4H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
OTPSEL	0	1	0	1	1	1	0	0	1	0	0	(E4h)
Parameter	1	1	0	MS1	MS0	0	1	1	0	0	0	-

Description	This command defines OTP/OTPA/OTPB selection for EEPROM control. Please see the table as											
	below:											
		MS1	MS0	Mode								
		0	0	Disable								
		0	1	ОТР								
		1	0	ОТРА								
		1	1	ОТРВ								
Restriction												
Register	Status			Availability								
Availability	Normal Mode On, Idle Mo	ode Off, Sleep	Out	Yes								
	Normal Mode On, Idle Mo	ode On, Sleep	Out	Yes								
	Partial Mode On, Idle Mo	de Off, Sleep	Out	Yes								
	Partial Mode On, Idle Mo	Partial Mode On, Idle Mode On, Sleep Out Yes										
	Sleep In		r	Yes								
Default	Status		De	fault Value (MS[1:0])								
	Power On Sequence		00									
	S/W Reset		00									
	H/W Reset		00									
Flow Chart		M:  E  WR/	PCTIN  PMWR  COUT	Legend Command Parameter Display Action Mode Sequential transter								

# 9.1.65. ROMSET: Programmable rom setting (E5H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
AutoLoadSet	0	1	0	0	1	1	1	0	1	0	1	(E5h)
Parameter	1	1	0	0	0	0	0	1	1	0	0	(0Ch)

Description	Set the OTP writing timing. Value 0x	0C is the best	t value for ST7637.
Restriction			
Register	Status		Availability
Availability	Normal Mode On, Idle Mode Off, S	leep Out	Yes
	Normal Mode On, Idle Mode On, Si	leep Out	Yes
	Partial Mode On, Idle Mode Off, Sle	eep Out	Yes
	Partial Mode On, Idle Mode On, Sle	eep Out	Yes
	Sleep In		Yes
Default	Status	Default Value	ue D[7:0]
	Power On Sequence	0Fh	
	S/W Reset	0Fh	
	H/W Reset	0Fh	
Flow Chart	F	ROMSET	Legend  Command  Parameter  Display  Action  Mode  Sequential transter

# 9.1.66. LVMS: Low voltage mode Setting (E7H & E8H)

	Α0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command 1	0	1	0	1	1	1	0	0	1	1	1	(E7h)
1 <sup>st</sup> parameter	1	1	0	0	0	1	0	0	0	1	0	(22h)
Command 2	0	1	0	1	1	1	0	1	0	0	0	(E8h)
1 <sup>st</sup> parameter	1	1	0	0	0	1	1	0	1	1	1	(37h)
2 <sup>nd</sup> parameter	1	1	0	0	0	0	0	0	0	1	0	(03h)
3 <sup>rd</sup> parameter	1	1	0	0	0	0	1	1	1	1	1	(1Fh)

Description	Low voltage mode sett	ing.					
Restriction							
Register							
Availability	Stat	us		Availabi	lity		
	Normal Mode On, Idle	Mode Off, Slee	p Out	Yes			
	Normal Mode On, Idle	Mode On, Slee	p Out	Yes			
	Partial Mode On, Idle	Mode Off, Sleep	Out	Yes			
	Partial Mode On, Idle	Mode On, Sleep	Out	Yes			
	Slee	p In		Yes			
Default				-	•		
	Status			Defaul	t Value		
		C1D1[7:0]	C2I	01[7:0]	C2D2[7:0]	C2D3[7:0]	
	Power On Sequence	12h	;	36h	03h	16h	
	S/W Reset	12h	;	36h	03h	16h	
	H/W Reset	12h	;	36h	03h	16h	
Flow Chart		1st comm 1st param 2nd comm 1st param 2nd param 3rd param	neter: 23 nand: E neter: 3 neter: 0	2H 8H 7H 3H		Comm Paran Disp Acti	neter label

# 9.1.67. HPMSET: High Power Mode Setting (EBH)

	A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	0	1	1	1	0	1	0	1	1	(Ebh)
1 <sup>st</sup> parameter	1	1	0	0	0	0	0	0	0	1	0	(02h)
2 <sup>nd</sup> parameter	1	1	0	0	0	0	0	0	0	0	1	(01h)

Description	High power mode for v	olatage compen	satior	n.		
Restriction						
Register						
Availability	Stat	tus		Availability		
	Normal Mode On, Idle	Mode Off, Sleep	Out	Yes		
	Normal Mode On, Idle	Mode On, Sleep	Out	Yes		
	Partial Mode On, Idle	Mode Off, Sleep (	Out	Yes		
	Partial Mode On, Idle	Mode On, Sleep (	Out	Yes		
	Slee	p In		Yes		
Default						
	Status	Default Value				
		HP[3:0]				
	Power On Sequence	00h				
	S/W Reset	00h				
	H/W Reset	00h				
Flow Chart						Legend
						Command
						Parameter
						Parameter
		HPMS	SEL			Display
		$\downarrow$	,			
		<b>V</b>			/	Action 7
		1st paramet	ter : 02	H		Mode
		Sequential transter				
					/	

#### 9.1.68. FRMSEL: Frame Freq. in Temperature range (F0H)

	A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	0	1	1	1	1	0	0	0	0	(F0H)
1 <sup>st</sup> parameter	1	1	0	-	-	-	DIVA	FA3	FA2	FA1	FA0	Range A
2 <sup>nd</sup> parameter	1	1	0	-	-	-	DIVB	FB3	FB2	FB1	FB0	Range B
3 <sup>rd</sup> parameter	1	1	0	-	-	-	DIVC	FC3	FC2	FC1	FC0	Range C
4 <sup>th</sup> parameter	1	1	0	1	-	-	DIVD	FD3	FD2	FD1	FD0	Range D

Description

Select Frame Freq. in normal display mode.

1st parameter: Frame freq. value set in temperature range 30(-30 ) to TA

2nd parameter: Frame freq. value set in temperature P range TA to TB

4<sup>th</sup> parameter : Frame freq. value set in temperature range TC to 145(90 )

 $3^{\text{rd}}$  parameter : Frame freq. value set in temperature range TB to TC

For command setting to frame rate value look-up-table, please see the following table:

DIV/	F[2-0]	Frame Rate					
DIVx	Fx[3:0]	(Hz)					
	0	75					
	1	76					
	2	77					
	3	80					
	4	84					
	5	88					
	6	92					
1	7	97					
'	8	102					
	9	108					
	Α	115					
	В	123					
	С	133					
	D	144					
	E	155					
	F	170					
0	0~F	(Frame Rate) / 2					


Restriction

Register												
Availability		Status			Availability							
	Normal	Mode On, Idle M	ode Off, Sleep Ou	ıt	Yes							
	Normal	Normal Mode On, Idle Mode On, Sleep Out  Partial Mode On, Idle Mode Off, Sleep Out										
	Partial											
	Partial	Mode On, Idle Mo	ode On, Sleep Ou	t	Yes							
		Sleep li	n		Yes							
Default												
	Status		Defaul	t Value								
		FA[4:0]	FB[4:0]	FC[4:0	] FD[4	4:0]						
	Power On Sequence	06h 0Bh		0Dh	12	2h						
	S/W Reset	06h	0Bh	0Dh	12	2h						
	H/W Reset	06h	0Bh	0Dh	12	2h						
Flow Chart	2nd 3rd	FRMSL  t parameter. FA[- d parameter. FB[- d parameter. FC[- n parameter. FD[-	4:0] 4:0]		Comma  Parame  Display  Action  Mode	ttial						

# 9.1.69. FRM8SEL: Frame Freq. in Temperature range (idle-8 color) (F1H)

	Α0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	0	1	1	1	1	0	0	0	1	(F1h)
1 <sup>st</sup> parameter	1	1	0	-	-	-	F8A4	F8A3	F8A2	F8A1	F8A0	Range A
2 <sup>nd</sup> parameter	1	1	0	-	-	-	F8B4	F8B3	F8B2	F8B1	F8B0	Range B
3 <sup>rd</sup> parameter	1	1	0	-	-	-	F8C4	F8C3	F8C2	F8C1	F8C0	Range C
4 <sup>th</sup> parameter	1	1	0	-	-	-	F8D4	F8D3	F8D2	F8D1	F8D0	Range D


Description	Select Fran	Select Frame Freq. in normal display mode.(idle;8 color mode)											
	1 <sup>st</sup> parame	ter : Frame freq. val	lue set in TEMP r	range 30(-30 ) to	TA								
		eter : Frame freq. va											
	•	3 <sup>rd</sup> parameter : Frame freq. value set in TEMP range TB to TC											
	•	4 <sup>th</sup> parameter : Frame freq. value set in TEMP range TC to 145(90 )											
Restriction	, parame	tor : rame meq. va			,								
Register													
Availability			Status	3		Availability							
		Normal	Mode On, Idle M	lode Off, Sleep Ou	t	Yes							
		Normal	Mode On, Idle M	lode On, Sleep Ou	t	Yes							
		Partial	Mode On, Idle M	ode Off, Sleep Out		Yes							
				ode On, Sleep Out		Yes							
			Sleep I	•		Yes							
Default													
		Status		Default	Value								
			FA[4:0]	FB[4:0]	FC[4:0]	FD[4	4:0]						
	Powe	er On Sequence	On Sequence 06h 0Bh 0Dh 12h										
	;	S/W Reset	/W Reset 06h 0Bh 0Dh 12h										
		H/W Reset	H/W Reset 06h 0Bh 0Dh 12h										
						l .							



# 9.1.70. TMPRNG: Temp. range set for Frame Freq. Adj. (F2H)

	A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	0	1	1	1	1	0	0	1	0	(F2h)
1 <sup>st</sup> parameter	1	1	0	-	TA6	TA5	TA4	TA3	TA2	TA1	TA0	Range A
2 <sup>nd</sup> parameter	1	1	0	-	TB6	TB5	TB4	TB3	TB2	TB1	TB0	Range B
3 <sup>rd</sup> parameter	1	1	0	-	TC6	TC5	TC4	TC3	TC2	TC1	TC0	Range C


2 <sup>nd</sup> parameter: Te 3 <sup>rd</sup> parameter: Te <b>TA/TB/TC Tempe</b> Example: If TA wants to be		40=64(40h),												
3 <sup>rd</sup> parameter: Te  TA/TB/TC Temper  Example:  If TA wants to be  Restriction -40 TA TA+T	mp. range C value set erature( ) + 40 = TA/TE set at 24 , TA[6:0]=24+	40=64(40h),												
TA/TB/TC Temper Example:  If TA wants to be  Restriction -40 TA TA+	erature( ) + 40 = TA/TE set at 24 , TA[6:0]=24+	40=64(40h),												
Example: If TA wants to be  Restriction -40 TA TA+	set at 24 ,TA[6:0]=24+	40=64(40h),												
If TA wants to be  Restriction -40 TA TA+														
Restriction -40 TA TA+				Example:										
	тн тв тв+тн тс	97	If TA wants to be set at 24 , TA[6:0]=24+40=64(40h),											
Register		40 TA TA+TH TB TB+TH TC 87												
Availability	S	tatus		Availability										
	Normal Mode On, Idle Mode Off, Sleep Out Yes													
	Normal Mode On, Idle Mode On, Sleep Out Yes													
	Partial Mode On, Idle Mode Off, Sleep Out Yes													
	Partial Mode On, Id	le Mode On, SI	leep Out	Yes										
	SI	eep In		Yes										
Default														
	Status		Default Value											
		TA[6:0]	TB[6:0]	TC[6:0]										
	Power On Sequence	1Eh	28h	32h										
	S/W Reset	1Eh	28h	32h										
	H/W Reset	1Eh	28h	32h										



# 9.1.71. TMPHYS: Temp. Hysteresis Set for Frame Freq. Adj. (F3H)

	Α0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	0	1	1	1	1	0	0	1	1	(F3h)
1 <sup>st</sup> parameter	1	1	0	-	-	-	-	TH3	TH2	TH1	TH0	

Description	Temp. hyste	eresis range set for frame fre	q. adj.								
-	Parameter 1	FH[3:0] is used to set Temp.	hysteresis range.								
	The relation	ship between temp. state an	d temp. range value is show	vn below.							
		TEMP Range Value	TEMP Rising State	TEMP F	Falling State						
		Freq. changing point A	TA[6:0]+TH[3:0]	T.	A[6:0]						
		Freq. changing point B	TB[6:0]+TH[3:0]	Т	B[6:0]						
		Freq. changing point C	TC[6:0]+TH[3:0]	T	C[6:0]						
	TH Temperature( ) – 1 = TH[3:0]										
	Example:										
	If TH wants to set 5 , TH[3:0]=5-1=4.										
Restriction	Temp. hyste	Temp. hysteresis value should be smaller than the gap of temp. range.									
Register											
Availability			Status		Availability						
		Normal Mode On	, Idle Mode Off, Sleep Out		Yes						
		Normal Mode On	, Idle Mode On, Sleep Out		Yes						
		Partial Mode On,	Idle Mode Off, Sleep Out		Yes						
		Partial Mode On,	Idle Mode On, Sleep Out		Yes						
			Sleep In		Yes						
Default											
		Status	Default Val	ue(TH[3:0	0])						
		Power On Sequence	04	4h							
		S/W Reset	04	4h							
		H/W Reset	04	4h							
	1										



### 9.1.72. TEMPSEL: Temperature Gradient Compensation Coefficient Set (F4H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
TEMPSEL	0	1	0	1	1	1	1	0	1	0	0	(F4h)
1 <sup>st</sup> parameter	1	1	0	MT12	MT10	MT11	MT10	MTOS	MT02	MT01	MT00	MT1x: (-24 °C to -32 °C)
1 <sup>st</sup> parameter	ı	'	0	MT13	MT12	MT11	MT10	MT03	WITUZ	WITUT	WITOU	MT0x: (-32 °C to -40 °C)
2 <sup>nd</sup> parameter	1	1	0	MT33	MT32	MT31	MT30	MT23	MT22	MT21	MT20	MT3x: (-8 °C to -16 °C)
2 parameter	ı	-	0	WIISS	101132	IVIIOI	W130	101123	IVIIZZ	IVIIZI	101120	MT2x: (-16 °C to -24 °C)
3 <sup>rd</sup> parameter	1	1	0	MTES	MTEO	MT51	MTEO	MT43	MT42	MT41	MT40	MT5x: (8 °C to 0 °C)
o parameter	ı	'	0	MT53	MT52	MT51	MT50	W1143	W142	W1141	W140	MT4x: (0 °C to -8 °C)
4 <sup>th</sup> parameter	1	1	0	MT73	MT72	MT71	MT70	MT63	MT62	MT61	MT60	MT7x: (24 °C to16 °C)
4 parameter	1	'	U	IVIII	IVI I I Z	IVI I 7 I	IVI I 7 U	IVITOS	WITOZ	WITOI	WITOU	MT6x: (16 °C to 8 °C)
5 <sup>th</sup> parameter	1	1	0	MT93	MT92	MT91	MT90	MT83	MT82	MT81	MT80	MT9x: (40 °C to 32 °C)
o parameter	1	'	U	W1193	W 192	WII9I	W1190	101103	WITOZ	IVITOT	IVITOU	MT8x: (32 °C to 24 °C)
6 <sup>th</sup> parameter	1	1	0	MTB3	MTB2	MTB1	MTB0	MTA3	MTA2	MTA1	MTA0	MTBx: (56 °C to 48 °C)
o parameter	ı	-	0	IVIIOS	IVIIDZ	IVIIDI	IVITEU	WIAS	WIAZ	WHAT	WIAU	MTAx: (48 °C to 40 °C)
7 <sup>th</sup> parameter	1	1	0	MTD3	MTDO	MTD1	MTDO	MTC2	MTCO	MTC1	MTC0	MTDx: (72 °C to 64 °C)
<i>i</i> parameter	ı	'	U	MTD3	MTD2	MTD1	MTD0	MTC3	MTC2	MTC1	WITCO	MTCx: (64 °C to 56 °C)
9th parameter	1	1	0	MTF3	MTF2	MTF1	MTF0	MTEO	MTEO	MTE1	MTE0	MTFx: (87 °C to 80 °C)
8 <sup>th</sup> parameter	ı	ı	0	WILD	IVIIFZ	IVIIFI	IVITO	MTE3	MTE2	IVII⊏I	WII⊑U	MTEx: (80 °C to 72 °C)

# NOTE: "-" Don't care

Description	This command defines temperature gradient compensation coefficient. For this command
	detail description and opearation, please see Section 7.11.

	•				
Parameter n	MT n 3	MT n 2	MT n 1	MT n 0	Voltage / °C
0	0	0	0	0	+5 mv / °C
1	0	0	0	1	0 mv / °C
2	0	0	1	0	-5 mv / °C
3	0	0	1	1	-10 mv / °C
:	:	:	:	:	:
:	:	:	:	:	:
:	:	:	:	:	:
12	1	1	0	0	-55 mv / °C
13	1	1	0	1	-60 mv / °C
14	1	1	1	0	-65 mv / °C
15	1	1	1	1	-70 mv / °C
				•	

Voltage / °C (+/- 3mv tolerance)

#### Restriction

# **ST7637**

Register	Status	Availability
Availability	Normal Mode On, Idle Mode Off, Sleep Ou	t Yes
	Normal Mode On, Idle Mode On, Sleep Ou	t Yes
	Partial Mode On, Idle Mode Off, Sleep Out	Yes
	Partial Mode On, Idle Mode On, Sleep Out	Yes
	Sleep In	Yes
Default	Status	Default Value (MTn[3:0])
	Power On Sequence	1 <sup>st</sup> parameter 0xFF
	S/W Reset	2 <sup>nd</sup> parameter 0x36
	H/W Reset	3 <sup>rd</sup> parameter 0x04
		4 <sup>th</sup> parameter 0x00
		5 <sup>th</sup> parameter 0x33
		6 <sup>th</sup> parameter 0x42
		7 <sup>th</sup> parameter 0xC4
		8 <sup>th</sup> parameter 0x59
Flow Chart	TEMPSI  MTn[3:	Display  Action  Mode

### 9.1.73. THYS: Temperature detection threshold(F7H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
THYS	0	1	0	1	1	1	1	0	1	1	1	(F7h)
Parameter	1	1	0	THYS7	THYS6	THYS5	THYS4	THYS3	THYS2	THYS1	THYS0	-

NOTE: "-" Don't care

Description	Temperature detection threshold setting	ng.
Restriction		
Register	Status	Availability
Availability	Normal Mode On, Idle Mode Off, Sleep Ou	Out Yes
	Normal Mode On, Idle Mode On, Sleep Ou	Out Yes
	Partial Mode On, Idle Mode Off, Sleep Out	Out Yes
	Partial Mode On, Idle Mode On, Sleep Out	Out Yes
	Sleep In	Yes
Default	Status	Default Value D[7:0]
	Power On Sequence	06h
	S/W Reset	06h
	H/W Reset	06h
Flow Chart	D[7:0	Display  Action  Mode

### 9.1.74. Frame Set: Frame PWM Set (F9H)

Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Hex
Frame1 Set	0	1	0	1	1	1	1	1	0	0	1	(F9h)
1 <sup>st</sup> parameter	1	1	0	-	-	-	P14	P13	P12	P11	P10	-
2 <sup>nd</sup> parameter	1	1	0	-	-	-	P24	P23	P22	P21	P20	-
:	:	:	:	:	:	:	:	:	:	:	:	-
15 <sup>th</sup> parameter	1	1	0	-	-	-	P154	P153	P152	P151	P150	-
16 <sup>th</sup> parameter	1	1	0	-	-	-	P164	P163	P162	P161	P160	-

NOTE: "-" Don't care

Description	This command is used to set frame PV	/M.					
Restriction							
Register	Status		Availability				
Availability	Normal Mode On, Idle Mode Off, Sleep O	ut	Yes				
	Normal Mode On, Idle Mode On, Sleep O	ut	Yes				
	Partial Mode On, Idle Mode Off, Sleep Ou	Yes					
	Partial Mode On, Idle Mode On, Sleep Ou	Yes					
	Sleep In		Yes				
Default	Status	Defau	ault Value				
	Power On Sequence						
	S/W Reset						
	H/W Reset						
Flow Chart	Frame 1  1st ~ 1  parame	6 <sup>th</sup>	Legend  Command  Parameter  Display  Action  Mode  Sequential transter				

# **ST7637**

### NOTE:

#### The default value of RGB level set

RGB level0	00
RGB level1	01
RGB level2	02
RGB level3	04
RGB level4	06
RGB level5	07
RGB level6	09
RGB level7	0A
RGB level8	0B
RGB level9	0C
RGB level10	0D
RGB level11	0F
RGB level12	11
RGB level13	12
RGB level14	17
RGB level15	1A

All the modulation range of each level for each frame is from 00'H to 1F'H.

## 10. SPECIFICATIONS

## **10.1 ABSOLUTE MAXIMUM RATINGS**

(Vss = 0V)

Item	Symbol	Value	Unit
Supply voltage (1)	VDD,VDD1	- 0.3 ~ + 3.0	V
Supply voltage (1)	VDD2,VDD3,VDD4,VDD5	- 0.3 ~ + 4.2	V
Supply voltage (2)	VLCD (V0-VSS)	- 0.3 ~ + 18.0	V
Supply voltage (3)	VMAX (V0- XV0)	- 0.3 ~ + 18.0	V
Input voltage range	VIN	- 0.3 ~ VDD + 0.5	V
Output voltage range	Vo	- 0.3 ~ VDD + 0.5	V
Operating temperature range	TOPR	- 30 ~ + 85	°C
Storage temperature range	TSTG	- 40 ~ + 125	°C

#### NOTE:

- (1). Voltages are all based on VSS = 0V.
- (2). Voltage relationship: V0. Vg. Vm. VSS. XV0 must always be satisfied.
- (3). For External Supply

## **10.2 DC CHARACTERISTICS**


#### 10.2.1. Basic Characteristics

(VSS=0V ,Ta = -30 to 85°C)

Parameter	Symbol	Conditions	Related Pins	MIN	TYP	MAX	Unit
Logic Operating voltage	VDDI	-	*2)VDD,VDD1	1.65	1.8	3.0	V
Analog Operating voltage	VDDA	-	*2)VDD2,3,4,5	2.4	2.75	3.3	
Driving voltage input	VLCD	V0 – VSS	*3)V0, VSS	-	-	18.0	
	XVLCD	VSS – XV0	*3)VSS, XV0	-	-	18.0	
High level input voltage	VIH		*1) *2)	0.7VDD	-	VDD	
Low level input voltage	VIL	-	*1) *2)	Vss	-	0.3VDD	
High level output voltage	Vон	Iон = -1.0mA	*2) SI, TE	0.8VDD	-	VDD	
Low level output voltage	VoL	IoL = +1.0mA		Vss	-	0.2VDD	
Input leakage current	lı∟	VIN = VDD or Vss	*1) *2)	-1.0	-	+1.0	μΑ
Driver on resistance (SEG)	Ronseg	Vg = 5.0V	S0 to S395	-	0.5	-	ΚΩ
Driver on resistance (COM)	Roncom	V0 = 10.0V	C0 to C131	-	0.5	-	
External oscillator frequency	fosc	fFR=77Hz	osc	-	630	-	kHz
Reference voltage	VREF	No load	-	1.75	1.8	1.85	٧
Voltage follower output	Vm	Ta = 25°C	-	0.7	Vg/2	VDDA-0.7	V
voltage	Vg		-	1.8	-	VDDAX2	V

#### NOTE:

<sup>\*4)</sup> Vdda cannot be higher than 3V while Vddi<1.7V.



<sup>\*1)</sup> Applies to IF1, IF2, IF3, /CS, /RST, /WR, /RD, A0(SCL) and D15-D2, D1 (A0) ,D0(SI) pins

<sup>\*2) \*3)</sup> When the measurements are performed with LCD module, Measurement Points are like below.

### 10.2.2. Current Consumption

Operation mode	Image	Memory Data	Current o	consumption		
		Access Control	Typical		Worst ca	se
		(MY:MX:MV)	IDDA	IDDI	IDDA	IDDI
			(mA)	(mA)	(mA)	(mA)
	Note 1	X;X;X	0.45	0.1	0.5	0.15
- Normal Mode On	Note 2	X;X;X	0.45	0.1	0.5	0.15
- Partial Mode Off	Note 3	X;X;X	0.45	0.1	0.5	0.15
- Idle Mode Off	Note 4	X;X;X	0.5	0.1	0.6	0.15
- Sleep Out Mode	Note 5	X;X;X	0.5	0.1	0.6	0.15
	Note 8	X;X;X	0.6	0.1	0.7	0.15
<ul><li>Normal Mode On</li><li>Partial Mode Off</li><li>Idle Mode On</li><li>Sleep Out Mode</li></ul>	Note 5	X;X;X	0.4	0.1	0.5	0.1
<ul><li>Normal Mode Off</li><li>Partial Mode On</li><li>(40 lines)</li><li>Idle Mode Off</li><li>Sleep Out Mode</li></ul>	Grey Levels	X;X;X	0.35	0.1	0.40	0.15
- Normal Mode Off - <b>Partial</b> Mode On	Note 7	X;X;X	0.25	0.1	0.3	0.1
(40 lines) - Idle Mode On - Sleep Out Mode	Note 8	X;X;X	0.35	0.15	0.4	0.15
- Sleep In Mode	N/A	N/A	0.006	0.004	0.015	0.01
		0;0;0	0.45	0.4	0.6	0.45
	65K Colors	0;0;1	0.45	0.4	0.6	0.45
	Note 9	0;1;0	0.45	0.4	0.6	0.45
		0;1;1	0.45	0.4	0.6	0.45
	CPU Access	1;0;0	0.45	0.4	0.6	0.45
	@ 15fps	1;0;1	0.45	0.4	0.6	0.45
- Normal Mode On		1;1;0	0.45	0.4	0.6	0.45
<ul><li>Partial Mode Off</li><li>Idle Mode Off</li></ul>		1;1;1	0.45	0.4	0.6	0.45
- Sleep Out Mode		0;0;0	0.45	0.5	0.6	0.55
•	65K Colors	0;0;1	0.45	0.5	0.6	0.55
	Note 9	0;1;0	0.45	0.5	0.6	0.55
		0;1;1	0.45	0.5	0.6	0.55
	CPU Access	1;0;0	0.45	0.5	0.6	0.55
	@ 25fps	1;0;1	0.45	0.5	0.6	0.55
		1;1;0	0.45	0.5	0.6	0.55
		1;1;1	0.45	0.5	0.6	0.55

# **ST7637**

#### Notes

X: do not care

- 1. All pixels white
- 2. Checker board one by one
- 3. Checker board 4 by 4
- 4. Grey scale from top to bottom
- 5. 20% White, 80% Black
- 6. CPU access is inactive.
- 7. Black & White Checker board 8 by 8.
- 8. Absolute Worst Case Patterns: Defined by Display Supplier
- 9. Absolute Worst Case Patterns and Sequences: Defined by Display Supplier

Typical Case:

TA = 25°C

VDDA = 2.8V

**VDDI = 1.8V** 

Worst Case:


 $TA = 25^{\circ}C$ 

VDDA = 2.4V to 3.3V

VDDI = 1.65V to 3.0V

## 11. TIMING CHARACTERISTICS

## 11.1 Parallel Interface Characteristics bus (8080-series MCU)



 $(V_{DD}=2.8V, Ta=-30^{\circ}C \text{ to } 85^{\circ}C, die)$ 

14	0:	0	0	Rat	ing	11
Item	Signal	Symbol	Condition	Min.	Max. — — — — — — — — — — 50	Units
Address hold time	A0	tAH8		15	_	
Address setup time	AU AU	tAW8		15	_	ns
System cycle time (WRITE)		tCYC8		170	_	
/WR L pulse width (WRITE)	WR	tCCLW		50	_	
/WR H pulse width (WRITE)		tCCHW		100	_	
System cycle time (READ)		tCYC8		60	_	
/RD L pulse width (READ)	RD (ID)	tCCLR	When read ID data	40	_	
/RD H pulse width (READ)		tCCHR		20	_	
System cycle time (READ)		tCYC8	When read from frame	180	_	
/RD L pulse width (READ)	RD (FM)	tCCLR		55	_	ns
/RD H pulse width (READ)		tCCHR	memory	90	_	
WRITE data setup time		tDS8		50	_	
WRITE data hold time		tDH8		10	_	
READ access time (ID)	D0 to D7	tACC8 (ID)		_	50	
READ access time (FM)		tACC8 (FM)	CL = 100 pF	_	70	
READ Output disable time		tOH8	CL = 100 pF	_	60	

 $(V_{DD}=1.8V, Ta=-30^{\circ}C \text{ to } 85^{\circ}C, die)$ 


ltom.	Cianal	Cumbal	Condition	Rati	ing	Unite
Item	Signal	Symbol	Condition	Min.	Max. — — — — — — — — — — — — — — — — — — —	Units
Address hold time	- A0	tAH8		15	_	
Address setup time	AU	tAW8		15	_	ns
System cycle time (WRITE)		tCYC8		260	_	
/WR L pulse width (WRITE)	WR	tCCLW		60	_	
/WR H pulse width (WRITE)		tCCHW		170	_	
System cycle time (READ)		tCYC8		110	_	
/RD L pulse width (READ)	RD (ID)	tCCLR	When read ID data	70	_	
/RD H pulse width (READ)		tCCHR		25	_	
System cycle time (READ)		tCYC8	When read from frame	450	_	
/RD L pulse width (READ)	RD (FM)	tCCLR		100	_	ns
/RD H pulse width (READ)	1	tCCHR	memory	220	_	
WRITE data setup time		tDS8		60	_	
WRITE data hold time		tDH8		10	_	
READ access time (ID)	D0 to D7	tACC8 (ID)		_	60	
READ access time (FM)		tACC8 (FM)	CL = 100 pF	_	90	
READ Output disable time		tOH8	CL = 100 pF	_	80	

<sup>\*1</sup> The input signal rise time and fall time (tr, tf) is specified at 15 ns or less. When the system cycle time is extremely fast, (tr +tf) (tCYC8 - tCCLW - tCCHW) for (tr + tf) (tCYC8 - tCCLR - tCCHR) are specified.

<sup>\*2</sup> All timing is specified using 20% and 80% of VDD as the reference.

<sup>\*3</sup> tCCLW and tCCLR are specified as the overlap between /CS being "L" and WR and RD being at the "L" level.

## 11.2 Parallel Interface Characteristics bus (6800-series MCU)



( $V_{DD}$ =2.8V, Ta= -30°C to 85°C, die)

Item	Cianal	Cumbal	Condition	Rating		Units
item	Signal	Symbol	Condition	Min.	Max.	Units
Address hold time	A0	tAH8		10	_	
Address setup time	AU	tAW8		10	_	ns
System cycle time (WRITE)		tCYC8		130	_	
/WR L pulse width (WRITE)	E	tCCLW		80	_	
/WR H pulse width (WRITE)		tCCHW		45	_	
System cycle time (READ)		tCYC8		65	_	
/RD L pulse width (READ)	RD (ID)	tCCLR	When read ID data	15	_	
/RD H pulse width (READ)		tCCHR		35	_	
System cycle time (READ)		tCYC8	When read from frame	180	_	
/RD L pulse width (READ)	RD (FM)	tCCLR		130	_	ns
/RD H pulse width (READ)		tCCHR	memory	50	_	
WRITE data setup time		tDS8		50	_	
WRITE data hold time		tDH8		10	_	
READ access time (ID)	D0 to D7	tACC8 (ID)		_	70	
READ access time (FM)		tACC8 (FM)	CL = 100 pF	_	70	
READ Output disable time		tOH8	CL = 100 pF		60	

 $(V_{DD}=1.8V, Ta=-30^{\circ}C \text{ to } 85^{\circ}C, die)$ 


			, 55 I	1.0 v, 1 a		T 7
Item	Signal	Symbol	Condition	Rat	ing	Units
item	Olgilai	- Cynnbon	Condition	Min.	Max. — — — — — — — — — 60	Oille
Address hold time	A0	tAH8		10	_	
Address setup time	Au	tAW8		10	_	ns
System cycle time (WRITE)		tCYC8		210	_	
/WR L pulse width (WRITE)	E	tCCLW		150	_	
/WR H pulse width (WRITE)		tCCHW		50	_	
System cycle time (READ)		tCYC8		110	_	
/RD L pulse width (READ)	RD (ID)	tCCLR	When read ID data	25	_	
/RD H pulse width (READ)		tCCHR		70	_	
System cycle time (READ)		tCYC8	VA/b are read from from	400	_	
/RD L pulse width (READ)	RD (FM)	tCCLR	When read from frame	200	_	ns
/RD H pulse width (READ)		tCCHR	memory	200	_	
WRITE data setup time		tDS8		60	_	
WRITE data hold time		tDH8		10	_	
READ access time (ID)	D0 to D7	tACC8 (ID)			60	
READ access time (FM)		tACC8 (FM)	CL = 100 pF	_	90	1
READ Output disable time		tOH8	CL = 100 pF	_	80	

<sup>\*1</sup> The input signal rise time and fall time (tr, tf) is specified at 15 ns or less. When the system cycle time is extremely fast, (tr +tf) (tCYC6 – tEWLW – tEWHW) for (tr + tf) (tCYC6 – tEWLR – tEWHR) are specified.

<sup>\*2</sup> All timing is specified using 20% and 80% of VDD as the reference.

<sup>\*3</sup> tEWLW and tEWLR are specified as the overlap between /CS being "L" and E.

## 11.3 Serial Interface Characteristics (4-pin Serial)



( $V_{DD}$ =2.8V, Ta= -30°C to 85°C, die)

Maria	Ciamal	Cumahal	Condition	Rat	ing	Units
Item	Signal	Symbol	Condition	Min.	Max.	Units
Serial clock period (write)		tSCYCW		40	_	
SCL "H" pulse width (write)		tSHW		20	_	
SCL "L" pulse width (write)	SCL	tSLW		20	_	
Serial clock period (read)	SCL	tSCYCR		40	_	
SCL "H" pulse width (read)		tSHR		20	_	
SCL "L" pulse width (read)		tSLR		20	_	
Address setup time	A0	tSAS		10	_	ns
Address hold time	AU	tSAH		20	_	
Data setup time	SI	tSDS		10	_	
Data hold time	51	tSDH		20	_	
CS-SCL time	/CS	tCSS		10	_	]
CS-SCL time	/65	tCSH		20	_	


 $(V_{DD}=1.8V, Ta=-30^{\circ}C \text{ to } 85^{\circ}C, \text{ die})$ 

				Rat	ing	
Item	Signal	Symbol	Condition	Min.	Max.	Units
Serial clock period (write)		tSCYCW		50	_	
SCL "H" pulse width (write)		tSHW		25	_	
SCL "L" pulse width (write)	201	tSLW		25	_	
Serial clock period (read)	SCL	tSCYCR		50	_	
SCL "H" pulse width (read)		tSHR		25	_	
SCL "L" pulse width (read)		tSLR		25	_	Ī [
Address setup time	40	tSAS		10	_	ns
Address hold time	A0	tSAH		25	_	
Data setup time	01	tSDS		10	_	
Data hold time	SI	tSDH		25	_	
CS-SCL time	100	tCSS		10	_	
CS-SCL time	/CS	tCSH		25	_	

<sup>\*1</sup> The input signal rise and fall time (tr, tf) are specified at 15 ns or less.

 $<sup>^{\</sup>ast}2$  All timing is specified using 20% and 80% of VDD as the standard.

## 11.4 Serial Interface Characteristics (3-pin Serial)



( $V_{DD}$ =2.8V, Ta=  $-30^{\circ}C$  to  $85^{\circ}C$ , die)

lto	Cianal	Cumb al	Condition	Rating		Units
Item	Signal	Symbol	Condition	Min.	Max.	Units
Serial clock period (write)		tSCYC		40	_	
SCL "H" pulse width (write)		tSHW		20	_	
SCL "L" pulse width (write)	901	tSLW		20	_	
Serial clock period (read)	SCL	tSCYC		40	_	
SCL "H" pulse width (read)		tSHW		20	_	]
SCL "L" pulse width (read)		tSLW		20	_	ns
Data setup time	SI	tSDS		10	_	
Data hold time	Si	tSDH		20	_	
CS-SCL time	100	tCSS		10	_	
CS-SCL time	/CS	tCSH		20	_	

 $(V_{DD}=1.8V, Ta=-30^{\circ}C \text{ to } 85^{\circ}C, die)$ 


Itam	Signal	Cumbal	Condition	Rating		Units
Item	Signal	Symbol	Condition	Min.	Max.	Units
Serial clock period (write)		tSCYC		50	_	
SCL "H" pulse width (write)		tSHW		25	_	
SCL "L" pulse width (write)	801	tSLW		25	_	
Serial clock period (read)	SCL	tSCYC		50	_	
SCL "H" pulse width (read)		tSHW		25	_	
SCL "L" pulse width (read)		tSLW		25	_	- ns
Data setup time	SI	tSDS		10	_	
Data hold time	Si	tSDH		25	_	
CS-SCL time	/CS	tCSS		10	_	
CS-SCL time	/68	tCSH		25	_	

<sup>\*1</sup> The input signal rise and fall time (tr, tf) are specified at 15 ns or less.


<sup>\*2</sup> All timing is specified using 20% and 80% of VDD as the standard.

### 11.5 Ouput access/disable timing measurement method

Parallel interface (8080-series)



Serial interface (3-line)




#### Note:


- 1. pull-up/pull-down resistor:  $3K\Omega \pm 5\%$ ; pull-up/pull-down capacitor: 8 or 30 pF  $\pm$  10%
- 2. Capacitances and resistances of the oscilloscope's probe must be included externals components in these measurements.


#### 11.5.1.1. Minimum value measurement

Parallel interface (8080-series)




#### Serial interface (3-line)







#### 11.5.1.2. Maximum value measurement

Parallel interface (8080-series)




Serial interface (3-line)





## 12. RESET TIMING



 $(VDD=2.8V, Ta = -30 \text{ to } 85^{\circ}C)$ 

lée me	Signal Symbo	Cymbol	bollCondition	Rating	Rating	
Item		Symbol		Min.	Max.	Units
Reset "L" pulse width	/RST	tRW		10	_	us
Donat time	time tRT		_	5	ma	
Reset time		IK I			(*note 5)	ms
				_	120	
					(*note 6,7)	ms

 $(VDD=1.8V, Ta = -30 \text{ to } 85^{\circ}C)$ 


Item Signal Symi	Cianal	Cymbol	al Candition	Rating	Rating	
	Symbol		Min.	Max.	Units	
Reset "L" pulse width	/RST	tRW		10	_	us
Reset time tR1		4DT		_	5	ma
	IKI		(*note 5)	ms		
				_	120	
				(*note 6,7)	ms	

#### Notes:

- 1. The reset cancel includes also required time for loading ID bytes, VCOM setting and other settings from EEPROM (or similar device) to registers. This loading is done every time when there is HW reset cancel time (tRT) within 5 ms after a rising edge of RST
- 2. Spike due to an electrostatic discharge on RST line does not cause irregular system reset according to the table below:

RST Pulse	Action
Shorter than 5µs	Reset Rejected
Longer than 9µs	Reset
Between 5µs and 9µs	Reset starts

- 3. During the Resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out –mode. The display remains the blank state in Sleep In –mode.) and then return to Default condition for Hardware Reset.
- 4. Spike Rejection also applies during a valid reset pulse as shown below:




- 5. When Reset applied during Sleep In Mode.
- 6. When Reset applied during Sleep Out Mode.
- 7. It is necessary to wait 5msec after releasing RST before sending commands. Also Sleep Out command cannot be sent for 120msec.

## 13. THE MPU INTERFACE (REFERENCE EXAMPLES)


The ST7637 Series can be connected to either 8080 Series MPUs or to 6800 Series MPUs. Moreover, using the serial interface it is possible to operate the ST7637 series chips with fewer signal lines.

The display area can be enlarged by using multiple ST7637 Series chips. When this is done, the chip select signal can be used to select the individual lcs to access.


#### (1) 8080 Series MPUs




#### (2) 6800 Series MPUs



#### (3) Using the Serial Interface (4-line interface)




## (4) Using the Serial Interface (3-line interface)



## A – Application Note


## A1a - 80 series 8-bit parallel interlace Mode

IF[3:1]	HHL
CLS	H (internal OSC)
CSEL	Н
C1	1uF/16V
C2	1uF/25V
C3	1uF/16V




## A1b - 80 series 16-bit parallel interlace Mode

IF[3:1]	HHH
CLS	H (internal OSC)
CSEL	Н
C1	1uF/16V
C2	1uF/25V
C3	1uF/16V




## A1c - 68 series 8-bit parallel interlace Mode

F[3:1]	HLL
CLS	H (internal OSC)
CSEL	Н
C1	1uF/16V
C2	1uF/25V
C3	1uF/16V




## A1d - 68 series 16-bit parallel interlace Mode

IF[3:1]	HLH
CLS	H (internal OSC)
CSEL	Н
C1	1uF/16V
C2	1uF/25V
C3	1uF/16V




## A1e - 4-line serial interlace Mode

IF[3:1]	LHH
CLS	H (internal OSC)
CSEL	Н
C1	1uF/16V
C2	1uF/25V
C3	1uF/16V




## A1f - 3-line serial interlace Mode


IF[3:1]	LHL
CLS	H (internal OSC)
CSEL	Н
C1	1uF/16V
C2	1uF/25V
C3	1uF/16V



## A2 - Power on flow and sequence:




## ♦ A3 – Power off flow and sequence




#### Note:

- 1. When turning VDD<sub>A</sub> OFF, the falling time should follow the specification:  $t_{PFall} \le 300 msec$
- 2. If the power off flow cannot meet this specification, it's recommend to use the resistor shown as blow.



## **♦** A4 –OTP Burning Flow:



# ♦ A5 –Software coding flow:

void Initial_LCD_Module(void)	
{	
//disable autoread + Manual	read once
Write(COMMAND,0xd7);	// Auto Load Set
Write(DATA,0x9f);	// Auto Load Disable
Write(COMMAND,0xE0);	// EE Read/write mode
Write(DATA,0x00);	// Set read mode
delayms(10);	// Delay 10ms
Write(COMMAND,0xE3);	// Read active
delayms(20);	// Delay 20ms
Write(COMMAND,0xE1);	// Cancel control
//Sleep OU	Т
Write(COMMAND, 0x28 );	// display off
Write(COMMAND, 0x11 );	// Sleep Out
delayms(50);	//Delay 50ms
//Vop setting	
Write(COMMAND,0xC0);	//Set Vop by initial Module
Write(DATA, 0x09);	//Vop = 14.2V
Write(DATA, 0x01);	// base on Module
//Set Register-	
Write(COMMAND,0xC3);	// Bias select
Write(DATA,0x03);	// 1/9 Bias, base on Module
Write(COMMAND,0xC4);	// Setting Booster times
Write(DATA,0x07);	// Booster X 8
Write(COMMAND,0xC5);	// Booster eff
Write(DATA,0x01);	// BE = 0x01 (Level 2)
Write(COMMAND,0xCB);	// Vg with booster x2 control
Write(DATA,0x01);	// Vg from Vdd2
Write(COMMAND,0xCC);	// ID1 = 00
Write(DATA,0x00);	II
Write(COMMAND,0xCE);	// ID3 = 00

Write(DATA,0x00);	
Write(COMMAND,0xD0);	// Analog circuit setting
Write(DATA,0x1D);	
Write(COMMAND,0xE7);	// low voltage mode setting
Write(DATA,0x22);	
Write(COMMAND,0xE8);	<i>II</i>
Write(DATA,0x37);	//
Write(DATA,0x03);	//
Write(DATA,0x1F);	//
Write(COMMAND,0x3A);	// Color mode = 65k
Write(DATA,0x05);	//
Write(COMMAND,0x36);	// Memory Access Control
Write(DATA,0x00);	
Write(COMMAND,0xB0);	// Duty = 132 duty
Write(DATA,0x83);	
Write(COMMAND,0x20);	// Display Inversion OFF
Set Gamma table for Mod	dule, please refer spec setting.
Set Gamma table for Mod	
Set Gamma table for Mod	dule, please refer spec setting.
Set Gamma table for Mod     Set Temp compensation	dule, please refer spec setting.  for Module, please refer spec setting.
Set Gamma table for Mod     Set Temp compensation     Write(COMMAND,0x2A);	dule, please refer spec setting.  for Module, please refer spec setting.  // COL//
1. Set Gamma table for Mod  2. Set Temp compensation  Write(COMMAND,0x2A);  Write(DATA,0x00);	dule, please refer spec setting.  for Module, please refer spec setting.  // COL//
1. Set Gamma table for Mod  2. Set Temp compensation  Write(COMMAND,0x2A); Write(DATA,0x00); Write(DATA,0x7F);	dule, please refer spec setting.  for Module, please refer spec setting.  // COL//  // 0~127
1. Set Gamma table for Mod  2. Set Temp compensation  Write(COMMAND,0x2A); Write(DATA,0x00); Write(DATA,0x7F);  Write(COMMAND,0x2B);	dule, please refer spec setting.  for Module, please refer spec setting.  // COL//  // 0~127
1. Set Gamma table for Mode  2. Set Temp compensation  Write(COMMAND,0x2A);  Write(DATA,0x00);  Write(DATA,0x7F);  Write(COMMAND,0x2B);  Write(DATA,0x00);	dule, please refer spec setting.  for Module, please refer spec setting.  // COL//  // 0~127
1. Set Gamma table for Mode  2. Set Temp compensation  Write(COMMAND,0x2A); Write(DATA,0x00); Write(DATA,0x7F);  Write(COMMAND,0x2B); Write(DATA,0x00); Write(DATA,0x7F);	dule, please refer spec setting.  for Module, please refer spec setting.  // COL//  // 0~127
1. Set Gamma table for Mode  2. Set Temp compensation  Write(COMMAND,0x2A);  Write(DATA,0x00);  Write(DATA,0x7F);  Write(COMMAND,0x2B);  Write(DATA,0x00);	dule, please refer spec setting.  for Module, please refer spec setting.  // COL//  // 0~127
1. Set Gamma table for Mode  2. Set Temp compensation  Write(COMMAND,0x2A); Write(DATA,0x00); Write(DATA,0x7F);  Write(COMMAND,0x2B); Write(DATA,0x00); Write(DATA,0x7F);  oid Set_OTP_Register(void)	dule, please refer spec setting.  for Module, please refer spec setting.  // COL//  // 0~127  // Page //  // 0~127
1. Set Gamma table for Mode  2. Set Temp compensation  Write(COMMAND,0x2A); Write(DATA,0x00); Write(DATA,0x7F);  Write(COMMAND,0x2B); Write(DATA,0x00); Write(DATA,0x7F);  oid Set_OTP_Register(void)	dule, please refer spec setting.  for Module, please refer spec setting.  // COL//  // 0~127  // Page //  // 0~127
1. Set Gamma table for Mode  2. Set Temp compensation  Write(COMMAND,0x2A); Write(DATA,0x00); Write(DATA,0x7F);  Write(COMMAND,0x2B); Write(DATA,0x00); Write(DATA,0x7F);  oid Set_OTP_Register(void)	dule, please refer spec setting.  for Module, please refer spec setting.  // COL//  // 0~127  // Page //  // 0~127

	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	
	Write(DATA, 0x03);	// RST, 4-line inversion
	Write(COMMAND,0xD0);	// Analog circuit setting
	Write(DATA,0x1D);	<i>//</i>
	Write(COMMAND,0xD7);	//Auto read Set
	Write(DATA,0x9F);	//OTPB Disable
	W. '. (OOMMAND O. D.)	WDTI NA L O L (
	Write(COMMAND,0xB4);	//PTL Mode Select
	Write(DATA,0x18);	//PTLMOD → Normal Mode
}		
Not	e#1	
voi	d Fine_Tune_Vop(void)	
{		
//	Sh	ow Map
	Show_Image();	//Display a image
//	Dis	olay ON
	Write(COMMAND, 0x29 );	// Display On
//	Fine tu	ne Vop offset
	Write( COMMAND, 0xC1);	//Fine tuning Vop here by command
	or	0xc1(VopOffsetInc),0xc2(VopOffsetDec).
	Write( COMMAND, 0xC2);	
	Note#2	
	1	
}	1	
J		

voi	void OTP_Writing(void)			
{				
//	//Display OFF			
	Write(COMMAND, 0x28 );	// Display Off		
	Delayms(50);	// delay 50ms		
//OTP writing				
	Write( COMMAND, 0x00D9 );	// Keep Frame Rate		
	Write( DATA, 0x0040 );	//		
	Write( COMMAND, 0x00E4 );	//OTP,OTP selection		
	Write( DATA, 0x0058 );	// Select OTP		
	Write( COMMAND, 0x00E5 );	// Set OTP writing setup		
	Write( DATA, 0x000C );			
	Write( COMMAND, 0x00E0 );	// Read/write mode setting		

	Write( DATA, 0x0020 );	// Set Write mode
	Delayms(100);	// Delay 100ms
	Write( COMMAND, 0x00E2 );	// Write active
	Delayms(100);	// Delay 100ms
	Write( COMMAND, 0x00E1 );	// Cancel control
}		

void check program(void)		
{		
//disable autoread + Manua	I read once	
Write(COMMAND,0Xd7);	// Auto Load Set	
Write(DATA,0x9f);	// Auto Load Disable	
Write(COMMAND,0xE0);	// EE Read/write mode	
Write(DATA,0x00);	// Set read mode	
delayms(10);	// Delay 10ms	
Write(COMMAND,0xE3);	// Read active	
delayms(20);	// Delay 20ms	
Write(COMMAND,0xE1);	// Cancel control	
// Sleep OU	T	
Write(COMMAND, 0x28);	// display off	
Write(COMMAND, 0x11 );	// Sleep Out	
delayms(50);	//Delay 50ms	
//Vop setting	 	
Write(COMMAND,0xC0);	//Set Vop by initial Module	
Write(DATA, 0x09);	//Vop = 14.2V	
Write(DATA, 0x01);	// base on Module	
U Cot Dominton		
	// Disc salest	
Write(COMMAND,0xC3);	// Bias select	
Write(DATA,0x03);	// 1/9 Bias, base on Module	
Write(COMMAND,0xC4);	// Setting Booster times	
Write(DATA,0x07);	// Booster X 8	
Write(COMMAND,0xC5);	// Booster eff	
Write(DATA,0x01);	// BE = 0x01 (Level 2)	
Write(COMMAND,0xCB);	// Vg with booster x2 control	

Write(DATA,0x01);	// Vg from Vdd2
Write(COMMAND,0xCC);	// ID1 = 00
Write(DATA,0x00);	//
Write(COMMAND,0xCE);	// ID3 = 00
Write(DATA,0x00);	
Write(COMMAND,0xD0);	// Analog circuit setting
Write(DATA,0x1D);	//
Write(COMMAND,0xE7);	// low voltage mode setting
Write(DATA,0x22);	//
Write(COMMAND,0xE8);	//
Write(DATA,0x37);	//
Write(DATA,0x03);	//
Write(DATA,0x1F);	//
Write(COMMAND,0x3A);	// Color mode = 65k
Write(DATA,0x05);	//
Write(COMMAND,0x36);	// Memory Access Control
Write(DATA,0x00);	
Write(COMMAND,0XB0);	// Duty = 132 duty
Write(DATA,0x83);	
Write(COMMAND,0x20);	// Display Inversion OFF
Write(COMMAND,0xF7 );	// command for temp sensitivity.
Write(DATA,0x06);	//
<ul><li>3. Set Gamma table for Module,</li><li>4. Set Temp compensation for M</li></ul>	
Write(COMMAND, 0x29 );	// Display On

void Gamma_Table( void )			
{			
	Write(COMMAND,0xF9);	//	
	Write(DATA,0x00);	//	
	Write(DATA,0x02);	//	

# **ST7637**

Write(DATA,0x04);	//
Write(DATA,0x06);	//
Write(DATA,0x08);	//
Write(DATA,0x0A);	//
Write(DATA,0x0C);	//
Write(DATA,0x0E);	//
Write(DATA,0x10);	//
Write(DATA,0x12);	//
Write(DATA,0x14);	//
Write(DATA,0x16);	//
Write(DATA,0x18);	//
Write(DATA,0x1A);	//
Write(DATA,0x1C);	//
Write(DATA,0x1E);	//
	· · · · · · · · · · · · · · · · · · ·

Write(COMMAND,0xF0);	//frame frequency in temp
Write(DATA,0x06);	//45Hz (-30^C ~ -10^C)
Write(DATA,0x0B);	//60Hz (-10^C ~ 0^C)
Write(DATA,0x0D);	//72Hz (0^C ~ 10^C)
Write(DATA,0x12);	//77Hz (10^C ~ 90^C)
Write(COMMAND,0xF7);	//Temp Sensitivity Setting
Write(DATA,0x06);	//
Write(COMMAND,0xF4);	//TC Curve -0.06%
Write(DATA,0x33);	//

#### Note:

- #1 If the Vop and display performance is not suitable after burning OTP , the Vop has to refine tune.
- #2 In this section"+" & "-" key button, please execute Write(COMMAND,0xC1) to increase one step at Vop and execute Write(COMMAND,0xC2) to decrease one step at Vop, if necessary.
- #3 The TC is turn on in burning flow. If LCD module is too dark or bright, it's an effect of backlight.

## **ST7637**

#### ◆ **A6**- selection of application voltage

Vop requirement: [Vdda x BS x BE]

BS is Vop booster stage and BE is booster efficiency. Referential values are listed

| Delay (accuracy ) (delay 0.00) | Von booster efficiency | Polyton | Polyto

below: (assume Vdda=2.8V, Vop booster stage=x8)

n-line setting=0x00: BE=77% n-line setting=0x01: BE=66% n-line setting=0x06: BE=74%

actual BE should be determined by adding module loading and ITO resistance value.

- Vdda<3V: 3V Vg 2xVdda, Vdda 3V: 1.8V Vg 2xVdda.</li>
- Vm=Vg/2 and 0.7V<Vm<Vdda-0.7V.
- The worst condition should be considered:

Low temperature effect and display on with gray pattern on panel.

### Referential LCD module setting

Condition:Vdda=2.8V, Vop booster stage=x8, booster level=level 2, duty=1/132, panel size=1.5"

bias	Vop (n-line=0x00)	Vop (n-line=0x01)	Vop (n-line=0x06)
1/10	15V~17.24V	14.78V	15V~16.57V
1/9	13.5V~17.24V	13.5V~14.78V	13.5V~16.57V

Note:it is recommended to reserve some range for user adjustment and temperature effect.

ST7637 Serial Specification Revision History			
Version	Date	Description	
0.x		Preliminary version	
1.0	2007/1/17	First issue	
1.1	2007/03/10	<ol> <li>Modfity Application Note example circuit ST7637 pad name</li> <li>Remove command B4h.</li> <li>Modify resolution value of example2 in vertical scroll example.</li> </ol>	
1.2	2007/4/30	<ol> <li>Specify OTP and OTPB register.</li> <li>Modify application note A1b and A1d.</li> <li>Modify application note A3 for abnormal power off.</li> </ol>	
1.3	2007/5/31	<ol> <li>Redefine the programming mechanism of non-volatility memory.</li> <li>Modify type error in command 0xC2h.</li> </ol>	
1.4	2007/10/04	<ol> <li>Specify relationship between Vg, Vdda and Vddi.</li> <li>Add application note for selection of application voltage.</li> <li>Redefine the value of sleep current.</li> </ol>	