

OptiMOS® Power-Transistor





Product Summary


| V _{DS} | 55 | V |
|---------------------------------------|----|----|
| R _{DS(on),max} ⁴⁾ | 50 | mΩ |
| I _D | 20 | Α |

Features

- Dual N-channel Logic Level Enhancement mode
- AEC Q101 qualified
- MSL1 up to 260°C peak reflow
- 175°C operating temperature
- Green Product (RoHS compliant)
- 100% Avalanche tested

PG-TDSON-8-4





| Туре | Package | Marking |
|----------------|--------------|---------|
| IPG20N06S2L-50 | PG-TDSON-8-4 | 2N06L50 |

Maximum ratings, at T_j =25 °C, unless otherwise specified

| Parameter | Symbol | Conditions | Value | Unit |
|---|-------------------------|--|-----------|------|
| Continuous drain current one channel active ²⁾ | I _D | T _C =25 °C, V _{GS} =10 V ¹⁾ | 20 | A |
| | | T _C =100 °C, V _{GS} =10 V | 16 | |
| Pulsed drain current ²⁾ one channel active | I _{D,pulse} | - | 80 | |
| Avalanche energy, single pulse ^{2, 4)} | E _{AS} | / _D =10A | 60 | mJ |
| Avalanche current, single pulse ⁴⁾ | IAS | - | 15 | А |
| Gate source voltage | V_{GS} | - | ±20 | V |
| Power dissipation one channel active | P _{tot} | T _C =25 °C | 51 | W |
| Operating and storage temperature | $T_{\rm j},T_{\rm stg}$ | - | -55 +175 | °C |
| IEC climatic category; DIN IEC 68-1 | - | - | 55/175/56 | |



| Parameter | Symbol | Conditions | Values | | Unit | |
|---------------------------------------|-------------------|--|--------|------|------|-----|
| | | | min. | typ. | max. | |
| Thermal characteristics ²⁾ | | | | | | |
| Thermal resistance, junction - case | R _{thJC} | - | - | - | 2.9 | K/W |
| SMD version, device on PCB | R _{thJA} | minimal footprint | - | 100 | - | |
| | | 6 cm ² cooling area ³⁾ | - | 60 | - | |

Electrical characteristics, at T_j =25 °C, unless otherwise specified

Static characteristics

| Drain-source breakdown voltage | V _{(BR)DSS} | V _{GS} =0 V, I _D = 1 mA | 55 | - | - | V |
|--|----------------------|--|-----|------|-----|----|
| Gate threshold voltage | $V_{\rm GS(th)}$ | $V_{\rm DS} = V_{\rm GS}, I_{\rm D} = 19 \mu A$ | 1.2 | 1.6 | 2.0 | |
| Zero gate voltage drain current ⁴⁾ | I _{DSS} | $V_{\rm DS}$ =55 V, $V_{\rm GS}$ =0 V, $T_{\rm j}$ =25 °C | - | 0.01 | 1 | μΑ |
| | | $V_{\rm DS}$ =55 V, $V_{\rm GS}$ =0 V, $T_{\rm j}$ =125 °C ²⁾ | - | 1 | 100 | |
| Gate-source leakage current ⁴⁾ | I _{GSS} | V _{GS} =20 V, V _{DS} =0 V | - | 1 | 100 | nA |
| Drain-source on-state resistance ⁴⁾ | R _{DS(on)} | V _{GS} =4.5 V, I _D =10A | - | 50 | 60 | mΩ |
| | | V _{GS} =10 V, I _D =15A | - | 39 | 50 | |



| Parameter | Symbol Conditions | | Values | | | Unit |
|--|----------------------|--|--------|------|------|------|
| | | | min. | typ. | max. | |
| Dynamic characteristics ²⁾ | | | | | | |
| Input capacitance ⁴⁾ | C iss | | - | 430 | 560 | pF |
| Output capacitance ⁴⁾ | Coss | V _{GS} =0 V, V _{DS} =25 V, f=1 MHz | - | 120 | 160 | |
| Reverse transfer capacitance ⁴⁾ | C _{rss} | | - | 45 | 68 | |
| Turn-on delay time | t _{d(on)} | | - | 2 | - | ns |
| Rise time | t _r | $V_{\rm DD}$ =27.5 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =20 A, | - | 3 | - | |
| Turn-off delay time | $t_{\text{d(off)}}$ | $R_{\rm G}$ =10 V, $r_{\rm D}$ =20 A, | - | 15 | - | |
| Fall time | t _f | | - | 10 | - | |
| Gate Charge Characteristics ^{2, 4)} | | | | | | |
| Gate to source charge | Q _{gs} | | - | 1.5 | 2 | nC |
| Gate to drain charge | Q _{gd} | V _{DD} =44 V, I _D =20 A, | - | 4.6 | 6.9 | |
| Gate charge total | Q _g | V _{GS} =0 to 10 V | - | 13 | 17 | |
| Gate plateau voltage | V _{plateau} |] | - | 3.7 | - | V |
| Reverse Diode | | | | | | |
| Diode continous forward current ²⁾ one channel active | Is | −7 _C =25 °C | - | - | 20 | A |
| Diode pulse current ²⁾ one channel active | I _{S,pulse} | | - | - | 80 | |
| Diode forward voltage | V_{SD} | V _{GS} =0 V, I _F =15 A, T _j =25 °C | - | 1.0 | 1.3 | V |
| Reverse recovery time ²⁾ | t _{rr} | V_R =27.5 V, I_F = I_S , di_F / dt =100 A/ μ s | - | 25 | - | ns |
| Reverse recovery charge ^{2, 4)} | Q _{rr} | | - | 24 | - | nC |

 $^{^{1)}}$ Current is limited by bondwire; with an $R_{\rm thJC}$ =2.9 K/W the chip is able to carry 23A at 25°C.

²⁾ Specified by design. Not subject to production test.

 $^{^{3)}}$ Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm 2 (one layer, 70 μm thick) copper area for drain connection. PCB is vertical in still air. $^{4)}$ Per channel





1 Power dissipation

 $P_{\text{tot}} = f(T_{\text{C}}); V_{\text{GS}} \ge 6 \text{ V}; \text{ one channel active}$

2 Drain current

 $I_D = f(T_C)$; $V_{GS} \ge 6 \text{ V}$; one channel active






3 Safe operating area


 $I_{\rm D}$ =f($V_{\rm DS}$); $T_{\rm C}$ =25°C; D =0; one channel active parameter: $t_{\rm p}$

4 Max. transient thermal impedance

 $Z_{\rm thJC} = f(t_{\rm p})$

parameter: $D = t_p/T$







5 Typ. output characteristics⁴⁾

 $I_{\rm D} = f(V_{\rm DS}); T_{\rm j} = 25 \,^{\circ}{\rm C}$


parameter: $V_{\rm GS}$

80 60 4.5 V 20 0 1 2 3 4 5 V_{DS} [V]

6 Typ. drain-source on-state resistance⁴⁾

 $R_{DS(on)} = f(I_D); T_j = 25 °C$


parameter: V_{GS}



7 Typ. transfer characteristics⁴⁾


 $I_D = f(V_{GS}); V_{DS} = 6V$

parameter: T_i



8 Typ. drain-source on-state resistance⁴⁾

$$R_{DS(on)} = f(T_j); I_D = 15 \text{ A}; V_{GS} = 10 \text{ V}$$






9 Typ. gate threshold voltage


 $V_{GS(th)} = f(T_j); V_{GS} = V_{DS}$

parameter: I_D

10 Typ. Capacitances⁴⁾

 $C = f(V_{DS}); V_{GS} = 0 V; f = 1 MHz$





11 Typical forward diode characteristicis⁴⁾


 $IF = f(V_{SD})$


parameter: T_i

12 Avalanche characteristics⁴⁾

 $I_{AS} = f(t_{AV})$

parameter: T_{i(start)}







13 Avalanche energy⁴⁾


 $E_{AS} = f(T_j)$

parameter: I_D

150 125 100 100 75 4 75

14 Drain-source breakdown voltage

 $V_{BR(DSS)} = f(T_j); I_D = 1 \text{ mA}$



15 Typ. gate charge⁴⁾

25

 $V_{\rm GS}$ = f(Q $_{\rm gate}$); $I_{\rm D}$ = 20 A pulsed

50

75

100


*T*_j [°C]

125


150

parameter: $V_{\rm DD}$

25



16 Gate charge waveforms





Published by Infineon Technologies AG 81726 Munich, Germany

© Infineon Technologies AG 2009 All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office. Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.



Revision History

| Version | Date | Changes |
|--------------|------------|------------------|
| | | |
| Revision 1.0 | 07.09.2009 | Final Data Sheet |
| | | |
| | | |