


Translation lookaside Buffer (TLB):


Paging Concept

We divide process into pages




alag alag process
K pages ko y
K address hai
main memory mai

inside the main memory, which is already divided into frames




Page Table.
as like as index.



Physical address
↓
Kn sa page no
kis frame address pr prha
hai

CPU generate
logical address


CPU




page NO

page offset

⇒ Kn sa page kis frame mai hai
that is physical address



e.g; Main memory ko excess krna
 Ka time x hai
 So how many times for accessing
 No page fault occurring




$$\Rightarrow \text{Effective memory access time} = \overset{\text{Hit}}{\downarrow} (TLB + K) + \overset{\text{Miss}}{\downarrow} (TLB + K)$$

Agar TLB hit ho ga to usay
frame number milay ga or
phir main memory mai check
kray ga.

Agar TLB miss ho ga to
vo page table mai jye ga
or wahan sy frame number
milay ga or phir main memory
mai check kray ga to particular
page milay ga.

Page fault service time k Jiye
phiray secondary memory main
jana then main memory mai
lana usay.

eg.




Numerical.

1 = 90
100

Question No #1.

A paging scheme using TLB. TLB access time 10 ns and main memory access time takes 50 ns. What is effective memory access time (in ns) if TLB hit ratio is 90% and there is no page fault.

Solution:-



Effective Access Time = Hit (TLB + Main Memory) +

Miss (TLB + PT + Main memory)

1 - hit = Miss \Rightarrow 100 - hit = Miss

$$EAT = 90\% (10 + 50) + 10\% (10 + 50 + 50)$$

$$= \frac{90}{100} (60) + \frac{10}{100} (110)$$

$$54 + 11 \Rightarrow \boxed{65 \text{ ns}}$$