## Project report on

# Fully Automatic Washing Machine

## Group Members:

- 1. Mohammed Hussain BT22ECI001
  - 2. Shashank Rao BT22ECI031
  - 3. Utkarsh Ghore BT22ECI032
    - 4. Arjun Garg BT22ECI037
    - 5. Sahil Kumar BT22ECI043

A report submitted for the partial fulfilment of the requirements of the course <u>ECL-106 DSDg</u>

Submission Date: 03/07/2023

Under the guidance of:
Dr. Mayank B. Thacker
Department of Electronics and Communication Engineering



### Table of Contents:

Chapter No.	Particular	Page No.
1	Introduction	2
2	DE10 Lite Board	3
3	Working of Machine	4
4	Flowchart	6
5	Verilog Code	7
6	Refrences	19

#### Chapter 1: Introduction

This project proposes to demonstrate the capabilities and scope of Verilog HDL by implementing the control system of an automatic washing machine. The above mentioned objective is achieved by implementing the Control System of an automatic washing using the Finite State Machine model. The washing machine control system generates all the control signals required for the operation of washing machine and is designed using Verilog HDL.

The module uses a finite-state machine (FSM) to control the operation of the washing machine. The internal states are defined using parameters. In this example, we have five states: IDLE,READY, SOAK, RINSE, and SPIN.

#### STATE DIADRAM:




Fig 1.1

#### Chapter 2: DE10 Lite Board

Terasic DE10-Lite is a cost-effective Intel® MAX® 10 based FPGA board. The board utilizes the maximum capacity Intel® MAX® 10 FPGA, which has around 50K logic elements (LEs) and on-die analog-to-digital converter (ADC). It features on-board USB-Blaster, SDRAM, accelerometer, VGA output, 2x20 GPIO expansion connector, and an expansion connector. The kit provides the perfect system-level prototyping solution for industrial, automotive, consumer, and many other market applications. The DE10-Lite kit also contains lots of reference designs and software utilities for users to easily develop their applications based on these design resources.

#### DE10 Lite Board:




Fig 1.2

### Chapter 3: Working of Machine

The Verilog code implements a state machine-based control system for an automatic washing machine, providing different operations based on the selected mode and handling inputs such as lid status, start button, cancel button, and coin input.

The washing machine module consists of various inputs and outputs, including the clock signal (i\_clk), lid status (i\_lid), start button (i\_start), cancel button (i\_cancel), coin input (i\_coin), mode selection inputs (i\_mode\_1, i\_mode\_2, i\_mode\_3), and various control signals and display outputs.

The core of the washing machine's functionality is implemented using a state machine. The state machine represents different states of the washing machine, such as IDLE, READY, SOAK, WASH, RINSE, and SPIN. Each state corresponds to a specific operation of the washing machine.

The state machine is driven by a clock signal (i\_clk). On each positive edge of the clock, the current state (PS) is updated based on the inputs and the current state. The next state (NS) is determined using a case statement that considers the current state and input conditions.

The present state (PS) and next state (NS) of the state machine are stored in registers, allowing for sequential execution of operations. The initial state of the machine is set to IDLE.

The output logic determines the state of various signals based on the current state. For example, the o\_idle signal is asserted when the washing machine is in the IDLE state, indicating that it is not performing any operation. Similarly, the o\_ready signal is asserted when the washing machine is in the READY state, indicating that it is ready to start a new wash cycle.

The o\_soak, o\_wash, o\_rinse, and o\_spin signals are used to indicate the corresponding operations' progress. These signals are asserted when the washing machine is in the respective states, allowing external components to monitor the progress of each operation.

The o\_waterinlet signal is asserted when the washing machine is in the SOAK, WASH, or RINSE states, indicating that water should be supplied to the machine for these operations.

The o\_coinreturn signal is asserted when the washing machine is in the READY state and the cancel button (i\_cancel) is pressed. This signal indicates that the coin inserted by the user should be returned.

The o\_done signal is asserted when the washing machine completes the SPIN state and the spin\_done flag is set. This signal can be used to trigger external actions or indicate the end of the wash cycle.


To implement the timers for each operation, the code uses counters (soakcounter, washcounter, rinsecounter, spincounter). These counters are incremented on each positive edge of the clock when the corresponding operation is active (soak\_up, wash\_up, rinse\_up, spin\_up). The duration for each operation varies based on the selected mode (i\_mode\_1, i\_mode\_2, i\_mode\_3), as mentioned in the comments. When the corresponding operation's timer reaches its maximum value, the respective done flag (soak\_done, wash\_done, rinse\_done, spin\_done) is set, indicating that the operation is complete.

To handle the case when the lid is open during an operation, the code includes logic to pause the timers. The soak\_pause, wash\_pause, rinse\_pause, and spin\_pause signals are asserted when the corresponding operation is active (PS == SOAK, PS == WASH, PS == RINSE, PS == SPIN) and the lid is open (i\_lid). This prevents the timers from incrementing while the lid is open.

The code also includes display outputs (hex0 to hex5) that represent the current state of the washing machine on a seven-segment display. Each state corresponds to a specific number or character, allowing the user to visualize the current state of the machine.

Overall, the project implements a state machine-based control system for an automatic washing machine. It provides different operations based on the selected mode and handles inputs such as lid status, start button, cancel button, and coin input. The timers ensure that each operation is performed for the appropriate duration, while the display outputs allow the user to monitor the machine's current state.

# Chapter4: Flowchart



### Chapter 5: Verilog Code

```
'timescale 1ms / 1ms
module
washingmachine(i clk,i lid,i start,i cancel,i coin,i mode 1,i mode 2,i
mode 3,
o idle,o ready,o soak,o wash,o rinse,o spin,o coinreturn,o waterinlet,
o done, hex0, hex1, hex2, hex3, hex4, hex5);
input i clk,i start,i cancel,i coin,i lid,i mode 1,i mode 2,i mode 3;
output o idle,o ready,o soak,o wash,o rinse,o spin,o waterinlet;
output o coinreturn, o done;
output reg [0:6] hex0,hex1,hex2,hex3,hex4,hex5;
parameter
           IDLE = 6'b000001,
            READY = 6'b000010,
            SOAK = 6'b000100,
            WASH = 6'b001000,
            RINSE = 6'b010000,
            SPIN
                    = 6'b100000;
 // i clk = 50 Mhz means 1sec = 50 * 10<sup>6</sup> clock cycles
/* Washing Modes:
model - cloth < 2kg
    Soak : 2 seconds (2 * 50 * 10^6 = 100,000,000)
    Wash: 2 seconds (2 * 50 * 10^6 = 100,000,000)
    Rinse: 2 seconds (2 * 50 * 10^6 = 100,000,000)
```

```
Spin : 2 seconds (2 * 50 * 10^6 = 100,000,000)
mode2 - 2kg < cloth < 4kg
    Soak : 5 seconds (5 * 50 * 10^6 = 250,000,000)
    Wash: 5 seconds (5 * 50 * 10^6 = 250,000,000)
    Rinse: 5 seconds (5 * 50 * 10^6 = 250,000,000)
    Spin : 5 seconds (5 * 50 * 10^6 = 250,000,000)
mode3 - 4kg < cloth < 6kg
    Soak : 10 seconds (10 * 50 * 10^6 = 500,000,000)
    Wash: 10 seconds (10 * 50 * 10^6 = 500,000,000)
    Rinse: 10 seconds (10 * 50 * 10^6 = 500,000,000)
    Spin : 10 seconds (10 * 50 * 10^6 = 500,000,000)
(The values have been set significantly lesser than real world scenario for
easier demonstration in the lab)
*/
reg [5:0] PS,NS;
reg soak done, wash done, rinse done, spin done;
wire soak up, wash up, rinse up, spin up;
wire soak pause, wash pause, rinse pause, spin pause;
reg [30:0] soakcounter, washcounter, rinsecounter, spincounter; //30 bits
can count upto 1,073,741,824
```

```
//----- Timer pause logic when lid is open -----
           assign soak pause = (PS == SOAK) && (i lid);
           assign wash pause = (PS == WASH) && (i lid);
           assign rinse pause = ( PS == RINSE ) && (i lid);
           assign spin pause = (PS == SPIN) && (i lid);
assign soak up = (PS == SOAK) & (i mode 1 || i mode 2 ||
i mode 3);
assign wash up = (PS == WASH);
assign rinse up = (PS == RINSE);
assign spin up = (PS == SPIN);
//----- SOAK DONE LOGIC -----
always@(i mode 1,i mode 2,i mode 3,soakcounter)
  begin
  if(i mode 1)
      soak done = (soakcounter == 100000000) ? 1'b1 : 1'b0;
           else if(i mode 2)
            soak done = (soakcounter == 250000000) ? 1'b1 : 1'b0;
           else if(i mode 3)
         soak done = (soakcounter == 500000000) ? 1'b1 : 1'b0;
   end
   //----- WASH DONE LOGIC -----
   always@(i mode 1,i mode 2,i mode 3,washcounter)
       begin
```

```
if(i mode 1)
       wash done = (washcounter == 100000000) ? 1'b1 : 1'
           else if(i mode 2)
            wash done = (washcounter == 250000000) ? 1'b1 : 1'b0;
              else if(i mode 3)
            wash done = (washcounter == 500000000) ? 1'b1 : 1'b0;
end
//----- RINSE DONE LOGIC -----
always@(i mode 1,i mode 2,i mode 3,rinsecounter)
     begin
       if(i mode 1)
           rinse done = (rinsecounter == 100000000) ? 1'b1 : 1'b0;
           else if(i mode 2)
            rinse done = (rinsecounter == 250000000) ? 1'b1 : 1'b0;
           else if(i mode 3)
            rinse done = (rinsecounter == 500000000) ? 1'b1 : 1'b0;
     end
//----- SPIN DONE LOGIC -----
always@(i mode 1,i mode 2,i mode 3,spincounter)
  begin
  if(i mode 1)
      spin done = (spincounter == 100000000) ? 1'b1 : 1'b0;
           else if(i mode 2)
            spin done = (spincounter == 250000000) ? 1'b1 : 1'b0;
        else if(i mode 3)
            spin done = (spincounter == 500000000) ? 1'b1 : 1'b0;
```

```
end
//----- SOAK TIMER -----
always@(posedge i clk)
     begin
       if(i start)
        soakcounter \leq 0;
        if(soak done)
          soakcounter \leq 0;
            else if(soak pause)
                soakcounter <= soakcounter;
                else if(soak up)
                      soakcounter <= soakcounter + 1'b1;
end
//----- WASH TIMER -----
always@(posedge i_clk)
   begin
     if(i start)
         washcounter \leq 0;
           else if(wash done)
          washcounter \leq 0;
           else if(wash pause)
          washcounter <= washcounter;</pre>
           else if(wash up)
              washcounter <= washcounter + 1'b1;
end
```

```
//----- RINSE TIMER -----
always@(posedge i clk)
begin
     if(i start)
          rinsecounter <= 0;
             else if(rinse done)
           rinsecounter \leq 0;
                   else if(rinse pause)
           rinsecounter <= rinsecounter;
        else if(rinse up)
           rinsecounter <= rinsecounter + 1'b1;
      end
//----- SPIN TIMER -----
always@(posedge i clk)
      begin
       if(i start)
       spincounter <= 0;
             else if(spin done)
                 spincounter \leq 0;
                   else if(spin_pause)
                       spincounter <= spincounter;</pre>
                       else if(spin up)
                       spincounter <= spincounter + 1'b1;</pre>
     end
```

```
//----- Present state logic -----
always@(posedge i_clk)
Begin
     if(i_start)
        PS \leq IDLE;
        else if(i_cancel)
         PS <= IDLE;
         else
         PS \leq NS;
end
//----- Next state decoder logic -----
always@(*)
begin
      case(PS)
      IDLE: begin
             // display IdLE
              hex0 = 7'b11111111;
              hex1 = 7'b11111111;
              hex2 = 7'b0110000;
              hex3 = 7'b1110001;
              hex4 = 7'b1000010;
              hex5 = 7'b1111001;
             if(~i_coin && !i_lid && !i_cancel)
             NS \leq READY;
```

```
else
                        NS \leq PS;
                                    end
                         READY: begin
                                         // display rEAdy
                hex0 = 7'b11111111;
                hex1 = 7'b1000100;
                hex2 = 7'b1000010;
                hex3 = 7'b0001000;
                hex4 = 7'b0110000;
                hex5 = 7'b1111010;
                                     if(!i lid && !i cancel &&
(i_mode_1 || i_mode_2 || i_mode_3))
                                           NS \leq SOAK;
                                          else
                 NS \leq PS;
            end
            SOAK: begin
             //display SoAk
                hex0 = 7'b11111111;
                hex1 = 7'b11111111;
                hex2 = 7'b1111000;
                hex3 = 7'b0001000;
```

```
hex4 = 7'b1100010;
     hex5 = 7'b0100100;
     if(!i_lid && !i_cancel && soak_done)
       NS \leq WASH;
       else
       NS \leq PS;
      end
 WASH: begin
  //display WASh
   hex0 = 7'b11111111;
    hex1 = 7'b11111111;
   hex2 = 7'b1101000;
    hex3 = 7'b0100100;
   hex4 = 7'b0001000;
    hex5 = 7'b1100001;
   if(!i lid && !i cancel && wash done)
        NS <= RINSE;
       else
      NS \leq PS;
 end
RINSE: begin
  //display rInSE
     hex0 = 7'b11111111;
     hex1 = 7'b0110000;
     hex2 = 7'b0100100;
```

```
hex3 = 7'b1101010;
       hex4 = 7'b1111001;
       hex5 = 7'b1111010;
  if(!i_lid && !i_cancel && rinse_done)
        NS \leq SPIN;
        else
        NS \leq PS;
  end
 SPIN: begin
    //display SPIn
      hex0 = 7'b11111111;
       hex1 = 7'b11111111;
      hex2 = 7'b1101010;
      hex3 = 7'b1111001;
       hex4 = 7'b0011000;
       hex5 = 7'b0100100;
  if(!i lid && !i cancel && spin done)
        NS <= IDLE;
        else
        NS \leq PS;
  end
 default : NS <= IDLE;</pre>
endcase
```

end

endmodule

## Chapter 6: Refrences

https://www.mouser.in/new/terasic-technologies/terasic-de10-lite-board/

https://github.com/mnmhdanas/Automatic-washing-machine