Sun Mar 31 00:00:52 2019

```
1
    --CODE FOR DIT IFFT 8PT
 2 library IEEE;
                                                                 --IMPORTING LIBRARY
 3 use IEEE.STD LOGIC 1164.ALL;
    use IEEE.MATH REAL.ALL;
 4
    library work;
                                                                 --USING FILES FROM
 5
    WORK DIRECTORY
    use work.dit ifft pkg.ALL;
                                                                 --USING PACKAGE
 6
    DIT IFFT PKG FROM WORK DIRECTORY
 7
    entity dit ifft 8pt is
 8
                                                                  --ENTITY DECLARATION
 9
    port( s : in ar;
                                                                 --INPUT SIGNALS (TIME
    DOMAIN)
10
                                                                 --OUTPUT SIGNALS
          y : out ar);
    (FREQUENCY DOMAIN)
    end dit ifft 8pt;
11
    ______
12
     architecture Behavioral of dit ifft 8pt is
1.3
                                                                 --ARCHITECTURE
    DECLARATION
                                                                 --COMPONENT DECLARATION
14
    component butterfly is
     port(
15
16
         b1,b2 : in complex;
                                                                  --INPUTS OF BUTTERFLY
     STRUCTURE
17
         w :in complex;
                                                                 --PHASE FACTOR
          z1,z2 :out complex);
18
                                                                  --OUTPUTS OF BUTTERFLY
    STRUCTURE
19
    end component;
20
    signal z1,z2 : ar ;
21
                                                                 --DEFINING SIGNLAS Z1
    AND Z2 WITH DEFAULT VALUE OF (0.0,0.0)
22
23
    --PHASE FACTOR, w N = e^{(-j*(2*p/N)*n)}
24
    --w N^n = \cos((2*p/N)*n) - j*\sin((2*p/N)*n);
25
26
    --w N VALUES FOR n = 0-4
    constant w : ar2 := ((1.0,0.0), (0.7071,0.7071), (0.0,1.0), (-0.7071,0.7071));
27
2.8
    signal p:ar;
                                                                 -- DEFINING SIGNAL P OF
    TYPE AR
29
    begin
    --FIRST STAGE OF BUTTERFLY, n = 0, 2, 4, 6; N = 8
30
    bfly1 : butterfly port map(s(0), s(4), w(0), z1(0), z1(1)); --MAPPING INPUTS AND
31
32
    bfly2: butterfly port map(s(2), s(6), w(0), z1(2), z1(3));
33
    bfly3: butterfly port map(s(1), s(5), w(0), z1(4), z1(5));
    bfly4: butterfly port map(s(3), s(7), w(0), z1(6), z1(7));
34
35
    --SECOND STAGE OF BUTTERFLY, n = 0.2; N = 8
36
    bfly5: butterfly port map(z1(0),z1(2),w(0),z2(0),z2(2)); --MAPPING INPUTS AND
37
    OUTPUTS
38
    bfly6: butterfly port map(z1(1), z1(3), w(2), z2(1), z2(3));
    bfly7: butterfly port map(z1(4), z1(6), w(0), z2(4), z2(6));
39
40
    bfly8: butterfly port map(z1(5), z1(7), w(2), z2(5), z2(7));
41
    --THIRD STAGE OF BUTTERFLY, n = 0; N = 8
42
    bfly9: butterfly port map(z2(0),z2(4),w(0),p(0),p(4)); --MAPPING INPUTS AND
    OUTPUT
```

dit ifft 8pt.vhd Sun Mar 31 00:00:53 2019

```
44
     bfly10 : butterfly port map(z2(1), z2(5), w(1), p(1), p(5));
45
     bfly11 : butterfly port map(z2(2), z2(6), w(2), p(2), p(6));
     bfly12 : butterfly port map(z2(3), z2(7), w(3), p(3), p(7));
46
47
48
     y(0) \le multi(p(0), (0.125, 0.0));
                                                                           --DIVIDING BY FACTOR
     OF 1/N
     y(1) \le multi(p(1), (0.125, 0.0));
                                                                           --ASSIGNING TO OUTPUT
49
     SIGNAL
     y(2) \le multi(p(2), (0.125, 0.0));
50
     y(3) \le multi(p(3), (0.125, 0.0));
51
     y(4) \le multi(p(4), (0.125, 0.0));
52
53
     y(5) \le multi(p(5), (0.125, 0.0));
54
     y(6) \le multi(p(6), (0.125, 0.0));
55
     y(7) \le multi(p(7), (0.125, 0.0));
56
     end Behavioral;
57
```
