

```

1  --CODE FOR DIT_IFFT_8PT
2  library IEEE;                                --IMPORTING LIBRARY
3  use IEEE.STD_LOGIC_1164.ALL;
4  use IEEE.MATH_REAL.ALL;
5  library work;                                --USING FILES FROM
   WORK DIRECTORY
6  use work.dit_ifft_pkg.ALL;                    --USING PACKAGE
   DIT_IFFT_PKG FROM WORK DIRECTORY
7  -----
8  entity dit_ifft_8pt is                        --ENTITY DECLARATION
9  port(    s : in ar;                          --INPUT SIGNALS (TIME
   DOMAIN)
10         y : out ar);                        --OUTPUT SIGNALS
   (FREQUENCY DOMAIN)
11 end dit_ifft_8pt;
12 -----
13 architecture Behavioral of dit_ifft_8pt is    --ARCHITECTURE
   DECLARATION
14 component butterfly is                      --COMPONENT DECLARATION
15     port(
16         b1,b2 : in complex;                --INPUTS OF BUTTERFLY
   STRUCTURE
17         w :in complex;                    --PHASE FACTOR
18         z1,z2 :out complex);              --OUTPUTS OF BUTTERFLY
   STRUCTURE
19 end component;
20
21 signal z1,z2 : ar ;                        --DEFINING SIGNALS Z1
   AND Z2 WITH DEFAULT VALUE OF(0.0,0.0)
22
23 --PHASE FACTOR, w_N = e^(-j*(2*p/N)*n)
24 --w_N^n = cos((2*p/N)*n) - j*sin((2*p/N)*n);
25
26 --w_N VALUES FOR n = 0-4
27 constant w : ar2 := ( (1.0,0.0), (0.7071,0.7071), (0.0,1.0), (-0.7071,0.7071) );
28 signal p:ar;                                --DEFINING SIGNAL P OF
   TYPE AR
29 begin
30 --FIRST STAGE OF BUTTERFLY, n = 0,2,4,6; N = 8
31 bfly1 : butterfly port map(s(0),s(4),w(0),z1(0),z1(1)); --MAPPING INPUTS AND
   OUTPUTS
32 bfly2 : butterfly port map(s(2),s(6),w(0),z1(2),z1(3));
33 bfly3 : butterfly port map(s(1),s(5),w(0),z1(4),z1(5));
34 bfly4 : butterfly port map(s(3),s(7),w(0),z1(6),z1(7));
35
36 --SECOND STAGE OF BUTTERFLY, n = 0,2; N = 8
37 bfly5 : butterfly port map(z1(0),z1(2),w(0),z2(0),z2(2)); --MAPPING INPUTS AND
   OUTPUTS
38 bfly6 : butterfly port map(z1(1),z1(3),w(2),z2(1),z2(3));
39 bfly7 : butterfly port map(z1(4),z1(6),w(0),z2(4),z2(6));
40 bfly8 : butterfly port map(z1(5),z1(7),w(2),z2(5),z2(7));
41
42 --THIRD STAGE OF BUTTERFLY, n = 0; N = 8
43 bfly9 : butterfly port map(z2(0),z2(4),w(0),p(0),p(4)); --MAPPING INPUTS AND
   OUTPUT

```

```
44  bfly10 : butterfly port map (z2(1), z2(5), w(1), p(1), p(5));
45  bfly11 : butterfly port map (z2(2), z2(6), w(2), p(2), p(6));
46  bfly12 : butterfly port map (z2(3), z2(7), w(3), p(3), p(7));
47
48  y(0) <= multi(p(0), (0.125, 0.0));           --DIVIDING BY FACTOR
      OF 1/N
49  y(1) <= multi(p(1), (0.125, 0.0));           --ASSIGNING TO OUTPUT
      SIGNAL
50  y(2) <= multi(p(2), (0.125, 0.0));
51  y(3) <= multi(p(3), (0.125, 0.0));
52  y(4) <= multi(p(4), (0.125, 0.0));
53  y(5) <= multi(p(5), (0.125, 0.0));
54  y(6) <= multi(p(6), (0.125, 0.0));
55  y(7) <= multi(p(7), (0.125, 0.0));
56  end Behavioral;
57  -----
      -----
```