Sun Mar 31 00:01:15 2019

```
1
    --TESTBENCH OF DIT IFFT 8PT
                                                     --IMPORTING LIBRARY
  LIBRARY ieee;
 3
  USE ieee.std logic 1164.ALL;
    library work;
                                                     --WORKING IN CURRENT (WORK) FOLDER
 4
    use work.dit ifft pkg.all;
                                                     --USING PACKAGE DIT IFFT PKG
 5
    FROM WORK DIRECTORY
 6
7
    ENTITY tb IS
                                                     --TESTBENCH ENTITY DECLARATION
 8
   END tb;
    ______
 9
10
11
    ARCHITECTURE behavior OF tb IS
                                                     --ARCHITECTURE DECLARATION
                                                     --SIGNAL DECLARATION
12
    signal s,y : ar;
13 begin
  uut: entity work.dit ifft 8pt PORT MAP (s => s,y => y);-- Instantiating the Unit
14
    Under Test (UUT)
    -- Stimulus process
15
16
      stim proc: process
      begin
17
18
        s(0) \ll (1.0,0.0);
                                                     --GIVING INPUTS
19
          s(1) \le (2.0,0.0);
20
          s(2) \ll (3.0,0.0);
21
           s(3) \le (4.0,0.0);
2.2
          s(4) \ll (5.0,0.0);
23
          s(5) \le (6.0,0.0);
24
          s(6) \ll (7.0,0.0);
25
           s(7) \le (8.0,0.0);
                                                     --WAIT STATEMENT
26
        wait;
27
     end process;
                                                     --END OF PROCESS
28
    end behavior;
                                                     --END OF ARCHITECTURE
```