```
1
    -- 8x1 Mux using Case Statement
    ______
 3
   library IEEE;
                                                 --Importing Library
    use IEEE.STD LOGIC 1164.ALL;
 4
 5
 6
7
   entity mux8x1 case is
                                                 -- Entity Declaration
8
        Port (a0,a1,a2,a3,a4,a5,a6,a7: in std logic; --Defining inputs and outputs
9
               x,y,z: in std logic;
               b : out STD LOGIC);
10
11
    end mux8x1 case;
                                                 --End of Entity
12
13 architecture Behavioral of mux8x1 case is
                                                 --Architecture Declaration
14
15
   begin
16
                                                --Process Intialization
      process(a0,a1,a2,a3,a4,a5,a6,a7,x,y,z)
      variable s: STD_LOGIC_vector(2 downto 0);          --Variable Declaration
17
18
      begin
19
      s(0) := x;
      s(1):= y;
20
21
      s(2) := z;
22
         case s is
                                                 --Start of case Statement
23
            when "000" => b <= a0;
24
            when "001" => b <= a1;
            when "010" \Rightarrow b \iff a2;
25
            when "011" \Rightarrow b \iff a3;
26
2.7
            when "100" => b <= a4;
28
            when "101" => b <= a5;
29
            when "110" \Rightarrow b \iff a6;
            when "111" => b <= a7;
30
31
            when others => null;
32
         end case;
                                                 --End of Case
33 end process;
                                                 --End of Process
34
   end Behavioral;
                                                 --End of Architecture
35
36
```