Skip to content
master
Go to file
Code

Latest commit

 

Git stats

Files

Permalink
Failed to load latest commit information.
Type
Name
Latest commit message
Commit time
 
 
 
 
 
 
vga
 
 
 
 
 
 

README.md

nexys2-verilog-samples

Some verilog examples to run on a Digilent Nexys2.

counter and sevenseg are verilog ports of the vhdl examples found at:

https://github.com/duncanspumpkin/FPGA-Nexys-2-Beginner

Examples:

  • counter: Use onboard leds to binary count. Speed is determined by switches.
  • sevenseg: Stopwatch which uses btn<0> for on/off.

About

Some verilog examples to run on a Digilent Nexys2

Resources

Releases

No releases published

Packages

No packages published
You can’t perform that action at this time.