




High-level Architecture Description Language

including arithmetic, loop and core-interaction

Synthesis Framework

with Micro-architecture aware

Custom Instruction Hardware



Compiler Framework

with Automatic Semantic Rewriting


Custom Instructions Semantic



Pattern Match Engine

LLVM-based Pattern Match

Profile-based Pattern Match



Hardware-Software Co-simulation

ASIC Generation for SoC