

Processor Tile

RISC-V Core

Instr.
Decoder

RegFile

Controller

L1 I\$

L1 D\$

*Same
transaction*

*instr, mstatus
rs1, rs2 , rd*

**Issue Req
& GPR Req**

Result Resp

data, rd , id, we

*disable
(CV-X-IF)*

Issue Resp

accept, writeback

always ready

id, commit_kill

Recall Req

*disable
(CV-X-IF)*

**Mem
Req**

*tag, cmd, phys id, mode, attr
addr, we, size, be, wdata*

*Same
transaction*

*typ, tag, cmd, rdata
addr, phys, id, err*

Mem Result

*always
ready*

exc, exccode

Mem Resp

Custom
Instr.
Unit