


**(a) μ architecture1:
dual-port memory
(1R1W)**



**(b) μ architecture2:
single-port memory
(RoCC)**

