



5G Transceiver chain till code block concatenation



① Each rate matrix code blocks is interleaved using row-column interleaver.



Rate matching output
with length E

Row-column
Interleaver
(Writing)

Row-column
Interleaver
(Reading)

Interleaved Output

$$M = (2) \times E/M,$$

$$M = 2, 4, 6, 8$$

② De-interleave them by reading them appropriately.

\Rightarrow 01001100 0101011

Pseudo code of interleaving. (Sec. 5.4.2.2 of 38.212)

⊙ Row size depends on modulation order — avoid burst errors

⊙ Bits output of Rate Matcher are denoted as $e_0, e_1, e_2, e_3, \dots, e_{(E-1)}$

⊙ Bits output of interleaver are denoted as $f_0, f_1, f_2, \dots, f_{(E-1)}$

for $j=0$ to E/Q_m-1

for $i=0$ to Q_m-1


$$f_{i+j \cdot Q_m} = e_{i \cdot E/Q_m + j};$$

end for

end for

Concatenation of code blocks

- Rate matched code blocks are sequentially concatenated when $C > 1$.



- Rate Matched output is four code blocks of length 11340 bits
- Total rate matched output bits $11340 \times 4 = 45360$
- Recall total output bits allowed to transmit
 $G = N_{PRB} \times RE \times Q_m = 70 \times 162 \times 4 = 45360$
- Input and Output bit sequence for the code block concatenation are

$$f_{rj} \text{ for } r = 0, \dots, (C-1) \text{ and } j = 0, \dots, (E_r-1)$$

$$g_k \text{ for } k = 0, \dots, (G-1)$$

Pseudo Code of code block Concatenation (Sec. 5.5 of 38212)

Set $k=0$ and $r=0$

while $r < E$

Set $j=0$

while $j < E_r$

$g_k = f_{rj}$

$k = k+1$

$j = j+1$

end while


$r = r+1$

end while

Modulation / Demodulation (Sec. 5.1 of 38.211)

- ① 5G NR allows 4/16/64/256-QAM modulation
- ② Demodulator detects bits from 4/16/64/256-QAM modulated symbols.
- ③ LDPC decoder works on the demodulated bits and not symbols.
 - Not practical to design decoder for different modulation schemes.


Receiver processing - QPSK demodulation.



- ① Apply the nearest distance detection rule
- ② Threshold the equalized symbols to the nearest symbol
- ③ Demap the symbols into bits.

Receiver Processing — Code block Segmentation

- ① Code block Concatenation (Recap)
- ② Rate matched code blocks are sequentially concatenated when number of code blocks $C > 1$



- ③ Length of concatenated output

$$11340 \times 4 = 45360$$


- ④ Code block Segmentation output is four code blocks of length 11340 bits.

⑤ Total Output bits = $11340 \times 4 = 45360$

De-interleaving of Code blocks



② Each rate matching code block is interleaved using row-column interleaver.



$$M = \lceil \frac{E}{m} \rceil$$

$$M = 2, 4, 6, 8$$

③ De-interleave from by reading from appropriately.

Receiver processing - Rate recovery principle

① Rate matching


- Puncturing / repeating bits to match the allocated resources.

② Rate recovery

- LDPC decoder works only for code rate of $\frac{1}{3}$.
Code rate should be reverted back to $\frac{1}{3}$.
- Zeros are inserted in place of punctured bits.
- Repeated bits are combined.

5G Receiver processing - rate recovery

① Rate recovery of code blocks. Eg. Second code block



- ① Write bits starting from RVO.
Write neutral information for bits punctured at transmitter.
- ② Feed rate recovered data to LDPC decoder.
Validate CRC of each code block.