











DRV2700

SLOS861B - MARCH 2015-REVISED APRIL 2015

DRV2700 Industrial Piezo Driver With Integrated Boost Converter

Features

- 100-V Boost or 1-kV Flyback Configuration
- ±100-V Piezo Driver in Boost + Amplifier Configuration
 - 4 GPIO-Adjustable Gains
 - Differential or Single-Ended Output
 - Low-Voltage Control
 - AC and DC Output Control
- 0 to 1-kV Piezo Driver in Flyback Configuration
 - Low-Voltage Control
 - AC and DC Output Control
- Integrated Boost or Flyback Converter
 - Adjustable Current-Limit
 - Integrated Power FET and Diode
- Fast Startup Time of 1.5 ms
- Wide Supply-Voltage Range of 3 to 5.5 V
- 4-mm × 4-mm × 0.9-mm VQFN package
- 1.8-V Compatible Digital Pins
- Thermal Protection

Applications

- Piezo Positioning Actuators
- Piezo Sounder Driver
- Piezo Inkjet Printer
- Piezo Transducers
- Piezoelectric Micropumps

3 Description

The DRV2700 device is a single-chip piezo driver with an integrated 105-V boost switch, integrated power diode, and integrated fully-differential amplifier. This versatile device is capable of driving both highvoltage and low-voltage piezoelectric loads. The input signal can be either differential or single-ended and AC or DC coupled. The DRV2700 device supports four GPIO-controlled gains: 28.8 dB, 34.8 dB, 38.4 dB, and 40.7 dB.

The boost voltage is set using two external resistors. The boost current-limit is programmable through the R_(REXT) resistor. The boost converter architecture does not allow the demand on the supply current to exceed the limit set by the R_(REXT) resistor which allows the user to optimize the DRV2700 circuit for a given inductor based on the desired performance requirements. Additionally, this boost converter is based on a hysteretic architecture to minimize switching losses and therefore increase efficiency.

A typical startup time of 1.5 ms makes the DRV2700 device an ideal piezo driver for coming out of sleep quickly. Thermal overload protection prevents the device from damage when overdriven.

Device Information⁽¹⁾

DEVICE NAME	PACKAGE	BODY SIZE (NOM)
DRV2700	VQFN (20)	4.00 mm × 4.00 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Boost + Amplifier Configuration






Table of Contents

1	Features 1		8.3 Feature Description	
2	Applications 1		8.4 Device Functional Modes	12
3	Description 1	9	Application and Implementation	13
4	Boost + Amplifier Configuration 1		9.1 Application Information	13
5	Revision History2		9.2 Typical Applications	13
6	Pin Configuration and Functions		9.3 System Example	26
7		10	Power Supply Recommendations	27
′	Specifications	11	Layout	27
	7.1 Absolute Maximum Ratings		11.1 Layout Guidelines	
			11.2 Layout Example	
	7.3 Recommended Operating Conditions	12	Device and Documentation Support	
	7.5 Electrical Characteristics 5		12.1 Documentation Support	
	7.6 Switching Characteristics		12.2 Trademarks	
	7.7 Typical characteristics		12.3 Electrostatic Discharge Caution	
8	· · · · · · · · · · · · · · · · · · ·		12.4 Glossary	
0	Detailed Description 10 8.1 Overview 10	13	Mechanical, Packaging, and Orderable	
			Information	29
	8.2 Functional Block Diagram			


5 Revision History

Changes from Revision A (March 2015) to Revision B	Page
Changed "minimum switching frequency" to "miminum startup switching frequency" in Switching Charact	eristics 5
Changes from Original (March 2015) to Revision A	Page
Released full version of data sheet	1



6 Pin Configuration and Functions

RGP Package 20-Pin VQFN With Exposed Thermal Pad Top View



NC - no internal connection

Pin Functions

PII	N	TYPE ⁽¹⁾	CONNECTION	DESCRIPTION	
NAME	NO.	ITPE	IF UNUSED	DESCRIPTION	
BST	10	Р	_	Boost output voltage	
БЭТ	11	Г	_		
EN	20	I	_	Chip enable	
FB	3	I	_	oost feedback	
GAIN0	18	I	GND	ain programming pin — least significant bit (LSB)	
GAIN1	19	I	GND	Gain programming pin — most significant bit (MSB)	
	4		_		
GND	5	Р	_	Ground	
	6		_		
IN+	17	I	NC	Noninverting input	
IN-	16	I	NC	Inverting input	
NC	9	_	_	No connect	
OUT+	13	0	NC	Noninverting output	
OUT-	14	0	NC	Inverting output	
PVDD	12	Р	NC	Amplifier supply voltage	
PUMP	1	Р	_	Internal charge-pump voltage	
REXT	15	I	_	Resistor to ground. This pin sets the boost current-limit.	
SW	7	Р		Internal boost quitab pin	
SVV	8	Г	_	Internal-boost switch pin	
V_{DD}	2	Р	_	Power supply (connect to battery)	

⁽¹⁾ I = Input, O = Output, I/O = Input and output, P = Power



7 Specifications

7.1 Absolute Maximum Ratings⁽¹⁾

Over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Supply voltage	V_{DD}	-0.3	6	V
Input voltage	IN+, IN-, EN, GAIN0, GAIN1, FB	-0.3	$V_{DD} + 0.3$	V
Boost/Output Voltage	PV _{DD} , SW, OUT+, OUT-		120	V
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds			260	°C
Operating free-air temperatur	re, T _A	-40	85	°C
Operating junction temperature, T _J		-40	150	°C
Storage temperature, T _{stq}		-65	150	°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operations of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins	±2500	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins	±1500	V

7.3 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
V_{DD}	Supply voltage	V_{DD}	3		5.5	V
$V_{(BST)}$	Boost voltage	BST	15		105	V
V _{ID}	Differential input voltage	IN+, IN-		1.8 ⁽¹⁾		V
V _{IL}	Digital input low voltage	EN, GAIN0, GAIN1; V _{DD} = 3.6 V			0.75	V
V _{IH}	Digital input high voltage	EN, GAIN0, GAIN1; V _{DD} = 3.6 V	1.4			V
R _(REXT)	Current-limit control resistor		6		35	kΩ
L	Inductance for boost converter		3.3			μH

⁽¹⁾ Gains are optimized for a 1.8-V peak input

7.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	RGP (VQFN) 20 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	33.1	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	30.9	
$R_{\theta JB}$	Junction-to-board thermal resistance	8.7	0000
Ψлт	Junction-to-top characterization parameter	0.4	°C/W
ΨЈВ	Junction-to-board characterization parameter	8.7	
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	2.5	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



7.5 Electrical Characteristics

 $T_A = 25^{\circ}C$, $V_{OUT(PP)} = V_{OUT+} - V_{OUT-} = 200 \text{ V}$, $C_{(LOAD)} = 47 \text{ nF}$, $G_{(AMP)} = 40 \text{ dB}$, $L = 4.7 \mu H$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
I _{IL}	Digital-input low current	EN, GAIN0, GAIN1; V _{DD} = 3.6 V, V _I = 0 V			1	μΑ	
I _{IH}	Digital-input high current	EN, GAIN0, GAIN1; $V_{DD} = 3.6 \text{ V}$, $V_{I} = V_{DD}$			5	μΑ	
I _{L(sd)}	Shutdown current	V _{DD} = 3.6 V, V _(EN) = 0 V		13		μΑ	
		$V_{DD} = 3.6 \text{ V}, V_{(EN)} = V_{DD}, V_{(BST)} = 105 \text{ V}, \text{ no signal}$		24		mA	
	Ouissant surrent	$V_{DD} = 3.6 \text{ V}, V_{(EN)} = V_{DD}, V_{(BST)} = 80 \text{ V}, \text{ no signal}$		13		mA	
I_Q	Quiescent current	$V_{DD} = 3.6 \text{ V}, V_{(EN)} = V_{DD}, V_{(BST)} = 55 \text{ V}, \text{ no signal}$		9		mA	
		$V_{DD} = 3.6 \text{ V}, V_{(EN)} = V_{DD}, V_{(BST)} = 30 \text{ V}, \text{ no signal}$		5		mA	
Vos	Offset voltage	$V_{DD} = 3.6 \text{ V}, V_{(EN)} = 3.6 \text{ V}$		25		mV	
CMVR	Common-mode voltage	V _{DD} = 3.6 V, V _(EN) = 3.6 V	0.2		V _{DD} – 0.4	V	
CMRR	Common-mode rejection ratio	V _{DD} = 3.6 V, V _(EN) = 3.6 V		100		dB	
PSRR	Power-supply rejection ratio	$V_{DD} = 3.6 \text{ V}, V_{(EN)} = 3.6 \text{ V}$		60		dB	
R _I	Input impedance	All gains, IN+, IN-		100		kΩ	
		GAIN[1:0] = 00		28.8			
C	Amplifier gain	GAIN[1:0] = 01		34.8		dB	
G _(AMP)		GAIN[1:0] = 10		38.4			
		GAIN[1:0] = 11		40.7			
		GAIN[1:0] = 00, No Load		150			
SR	Claurata	GAIN[1:0] = 01, No Load		300		\//ma	
SK	Slew rate	GAIN[1:0] = 10, No Load		450		V/ms	
		GAIN[1:0] = 11, No Load		600			
		GAIN[1:0] = 00, V _{OUT(PP)} = 50 V, No Load		20			
BW	Amplifiant bandwidth	GAIN[1:0] = 01, V _{OUT(PP)} = 100 V, No Load		10		kHz	
DVV	Amplifier bandwidth	GAIN[1:0] = 10, V _{OUT(PP)} = 150 V, No Load		7.5		KΠZ	
		GAIN[1:0] = 11, V _{OUT(PP)} = 200 V, No Load		5			
GBW	Gain-bandwidth product	V _{DD} = 3.6 V, V _(EN) = 3.6 V		550		kHz	
V _n	Input Voltage Noise	V _{DD} = 3.6 V, V _(EN) = 3.6 V		6.5		μV/√ Hz	
THD+N	Total harmonic distortion plus noise	f = 300 Hz, V _{OUT(PP)} = 200 V		1%			

7.6 Switching Characteristics


 $V_{DD}=3.6~V,~T_{A}=25^{\circ}C,~V_{OUT(PP)}=V_{OUT+}-V_{OUT-}=200~V,~C_{(LOAD)}=47~nF,~G_{(AMP)}=40~dB,~L=4.7~\mu H~(unless~otherwise~noted)$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	rtup time—time from EN high until ost and amplifier are fully enabled			1.5		ms
f_{MIN} Min	nimum startup switching frequency			39		kHz

TEXAS INSTRUMENTS

7.7 Typical characteristics

 V_{DD} = 3.6 V, $R_{(REXT)}$ = 7.5 k Ω , L = 4.7 μ H, differential input, 100-nF DC blocking capacitors on IN±




Submit Documentation Feedback

Copyright © 2015, Texas Instruments Incorporated



Typical characteristics (continued)

 V_{DD} = 3.6 V, $R_{(REXT)}$ = 7.5 k Ω , L = 4.7 μ H, differential input, 100-nF DC blocking capacitors on IN±




Copyright © 2015, Texas Instruments Incorporated


Product Folder Links: DRV2700

NSTRUMENTS

Typical characteristics (continued)

 V_{DD} = 3.6 V, $R_{(REXT)}$ = 7.5 k Ω , L = 4.7 μ H, differential input, 100-nF DC blocking capacitors on IN±







 $V_{DD} = 3.6 \text{ V}$ $G = 28.8 dB at V_{PVDD} = 30 V$ $G = 38.4 dB at V_{PVDD} = 80 V$

 $C_{(LOAD)} = Open$ $G = 34.8 dB at V_{PVDD} = 55 V$ G = 40.7 dB at V_{PVDD} = 105 V

Figure 13. Output Linearity





2 4 $V_{DD} = 3.6 \text{ V}$

G = 40.7 dB

100

80 60

40

20




12

14



 $V_{PVDD} = 105 V$

Figure 14. Output Linearity with Different Gains



G = 40 dB

Figure 15. Output Slew Rate




Figure 16. Supply Current vs Output Voltage




Figure 18. Total Harmonic Distortion + Noise vs Output Voltage

Figure 17. Total Harmonic Distortion + Noise vs Output Voltage


Submit Documentation Feedback

Copyright © 2015, Texas Instruments Incorporated



Typical characteristics (continued)

 V_{DD} = 3.6 V, $R_{(REXT)}$ = 7.5 k Ω , L = 4.7 μ H, differential input, 100-nF DC blocking capacitors on IN±






Figure 19. Total Harmonic Distortion + Noise vs Output Voltage

Figure 20. Inductor Current vs R_(REXT)




Figure 21. R_(REXT) Voltage vs Temperature

Copyright © 2015, Texas Instruments Incorporated Product Folder Links: *DRV2700*



8 Detailed Description


8.1 Overview

The DRV2700 device is a single-chip piezo driver with an integrated 105-V boost switch, integrated power diode, and integrated fully-differential amplifier. This versatile device is capable of driving both high-voltage and low-voltage piezo loads. The input signal can be either differential or single-ended. The DRV2700 device supports four GPIO-controlled gains: 28.8 dB, 34.8 dB, 38.4 dB, and 40.7 dB.

The boost voltage is set using two external resistors. The boost current-limit is programmable through the $R_{(REXT)}$ resistor. The boost converter architecture does not allow the demand on the supply current to exceed the limit set by the $R_{(REXT)}$ resistor; therefore, allowing the user to optimize the DRV2700 circuit for a given inductor based on the desired performance requirements. Additionally, this boost converter is based on a hysteretic architecture to minimize switching losses and therefore increase efficiency.

A typical start-up time of 1.5 ms makes the DRV2700 device an ideal piezo driver for fast responses. Thermal overload protection prevents the device from damage when overdriven.

8.2 Functional Block Diagram



Product Folder Links: DRV2700

Copyright © 2015, Texas Instruments Incorporated



8.3 Feature Description

8.3.1 Boost Converter and Control Loop

The DRV2700 device creates a boosted supply rail with an integrated DC-DC converter that can go up to 105 V. The switch-mode power supplies have a few different sources of losses. When boosting to very high voltages, the efficiency begins to degrade because of these losses. The DRV2700 device has a hysteretic boost design to minimize switching losses and therefore increase efficiency. A hysteretic controller is a self-oscillation circuit that regulates the output voltage by keeping the output voltage within a hysteresis window set by a reference voltage regulator and, in this case, the current-limit comparator. Hysteretic converters typically have a larger ripple as a trade off because of the minimized switching. This ripple may vary depending on the output capacitor and load. The power FET and power diode of the boost converter are both integrated within the device to provide the required switching while minimizing external components. Additionally, the boost voltage output (BST) can be easily fed into the high-voltage amplifier through the adjacent pin (PVDD) to help minimize routing inductance and resistance on the board.

8.3.2 High-Voltage Amplifier

When using the high-voltage amplifier in conjunction with the boost converter, the PVDD pin is located next to the BST pin to immediately feed the high voltage signal back into the device to power the amplifier. The DRV2700 device was designed as a differential amplifier. A major benefit of the fully differential amplifier is the improved common-mode rejection ratio (CMRR) over single-ended input amplifiers. The increased CMRR of the differential amplifier reduces sensitivity-to-ground offset that is related noise injection which is important in low-noise systems.

The high-voltage amplifier can be used in a single-ended DC input configuration to provide a DC output on the OUT+ and OUT- pins. The amplifier is very linear across the full voltage range and by using a DAC (digital-to-analog converter) input, the output can be controlled with very good granularity.

Precautions must be taken into thermal concerns of this amplifier because high frequencies, voltage, and capacitive load combinations can overheat the device. See the *Piezo Load Selection* section for a general guideline.

8.3.3 Fast Start-Up (Enable Pin)

The DRV2700 device features a fast startup time, which is beneficial for the device come out of shutdown very quickly. When the EN pin transitions from low to high, the boost supply is turned on, the input capacitor is precharged to V_{DD} / 2, and the amplifier is enabled in a 1.5 ms (typical) total start-up time.

When AC coupled with larger input capacitors, the input can require additional time to charge up to V_{DD} / 2. Because the charging current on the input capacitors are not ensured to be exactly the same, a non-zero differential value can exist during startup. Although this differential output voltage (voltage pop) during startup is not specified, it should be fairly small and not exceed 2 V.

8.3.4 Gain Control

The DRV2700 device has programmable gains through the GAIN[1:0] bits. Table 2 lists the gain from IN+ or IN- to OUT+ or OUT-.

Table 1. Programmable Gains

GAIN1	GAIN0	GAIN (dB)
0	0	28.8
0	1	34.8
1	0	38.4
1	1	40.7



The gains are optimized to achieve approximately 50 V_{PP} , 100 V_{PP} , 150 V_{PP} , or 200 V_{PP} at the output without clipping from a 1.8-V peak source of a single-ended input signal.

8.3.5 Adjustable Boost Voltage

The output voltage of the integrated boost converter is adjusted by a resistive feedback divider between the boost output voltage (BST) and the feedback pin (FB). The boost voltage should be programmed to a value greater than the maximum peak signal voltage that the user expects to create with the DRV2700 amplifier. Lower boost voltages achieve better system efficiency and therefore should be used when lower amplitude signals are applied. The minimum boost voltage that is required should be used to save on not only power but also heat dissipation. The maximum allowed boost voltage is 105 V.

8.3.6 Adjustable Boost Current-Limit

The current-limit of the boost switch is adjusted through a resistor to ground placed on the REXT pin. In order to protect the device, the REXT pin value should remain between 7.5 k Ω and 32.5 k Ω as shown in Figure 20. To avoid damage to both the inductor and the DRV2700 device, the programmed current-limit must be less than the rated saturation limit of the inductor selected by the user. If the combination of the programmed limit and inductor saturation is not high enough, then the output current of the boost converter is not high enough to regulate the boost output voltage under heavy load conditions. This lower output current causes the boosted rail to sag which can possibly cause distortion of the output waveform.

8.3.7 Internal Charge Pump

The DRV2700 device has an integrated charge pump to provide gate drive for internal nodes. The output of this charge pump is placed on the VPUMP pin. An X5R or X7R storage capacitor with a value of 0.1 µF and a voltage rating of 10 V or greater must be placed at this pin for proper operation. This pin and voltage should not be used as an external reference or driver.

8.3.8 Thermal Shutdown

The DRV2700 device contains an internal temperature sensor that shuts down both the boost converter and the amplifier when the temperature threshold is exceeded. When the die temperature falls below the threshold, the device restarts operation automatically as long as the EN pin is high. Continuous operation of the DRV2700 device can cause the device to heat up if proper precautions and operating ranges are not followed. The thermal shutdown function protects the DRV2700 device from damage when overdriven, but usage models which drive the DRV2700 device into thermal shutdown should always be avoided.

8.4 Device Functional Modes

Although a high-voltage amplifier can be used in a number of ways, the DRV2700 device was intended for two main configurations which are boost + amplifier mode and flyback mode.

8.4.1 Boost + Amplifier Mode

In the boost + amplifier mode configuration, the boost converter is used in a boost configuration with a single inductor. The boost output (BST) is then fed into the high-voltage amplifier (PVDD) to drive the outputs. This configuration supports the boost converter up to 100 V_P and the amplifier to drive 200 V_{PP} or $0 \text{ to } 100 \text{ V}_P$. The *Typical Applications* section describes the various implementations of this mode.

8.4.2 Flyback Mode

In the flyback mode configuration, the boost converter is used in a flyback configuration which allows the boost converter to drive the output to even higher voltages. For example, with a 1:10 turn ratio of the transformer, the transformer can turn the 100 V on the SW node into 1 kV on the high-voltage output. Figure 37 shows a basic circuit diagram.



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The DRV2700 is intended to drive piezo loads. This includes: capacitive loads, piezo sounders, piezo valves, piezo positioning actuators, piezo micropumps, piezo polymers and more.

9.2 Typical Applications

9.2.1 AC-Coupled DAC Input Application

The AC-coupled DAC input circuit shown in Figure 22 is typically used in piezo speaker applications. AC-coupling the DRV2700 device allows the device to only amplify the differential portions of the input which minimizes the common-mode amplification. Because a digitized AC signal is provided from an external source, such as a microcontroller, an input filter is not required. However, a low-pass filter can be added to minimize the harmonics of the digitized waveform.




Figure 22. AC-Coupled DAC Input



Typical Applications (continued)

9.2.1.1 Design Requirements

For this design example, use the parameters listed in Table 2 as the input parameters.

Table 2. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE	CONSTRAINT
Input voltage	5 V	Power source
Output voltage	±60 V	Piezo load
Maximum output frequency	2 kHz	Application

9.2.1.2 Detailed Design Procedure

To design the entire system follow the design procedure listed in the following sections.

9.2.1.2.1 Piezo Load Selection

Several key specifications must be considered when selecting a piezo actuator such as dimensions, blocking force, and displacement. However, the key electrical specifications from the driver perspective are voltage rating and capacitance. The DRV2700 device operating in boost + amplifier mode can drive a variety of capacitances, frequencies, and voltages. However to extend the range in one specification can decrease the range of another specification. For example, if driving audio tones around 1 kHz, a lower capacitance piezo or lower driving voltage may be required. Figure 23 shows a general guide to selecting the proper parameters.




Figure 23. Maximum Frequency versus Maximum Voltage for Different Load Capacitances

Based on the design example, if the output voltage must be $\pm 60~V_{OUT}$ to 2 kHz, then the piezo capacitance must be less than 100 nF. For ease of calculation, use a piezo load capacitance of 25 nF.



9.2.1.2.2 Programming The Boost Voltage

The boost or flyback output voltage is programmed by an external network as shown in Figure 24.




Figure 24. External Network

Depending on which configuration or mode is used in the system, use Equation 1 to calculate the output voltage.

$$\begin{split} V_{BST} &= V_{FB} \Biggl(1 + \frac{R_{(FB1)}}{R_{(FB2)}} \Biggr) \\ &\qquad V_{HV} = V_{FB} \Biggl(1 + \frac{R_{(FB1)}}{R_{(FB2)}} \Biggr) - \Biggl(\frac{R_{(FB1)}}{R_{(FB2)}} \Biggr) V_{OP} \\ &\qquad \qquad \\ Boost + Amplifier \\ Configuration \\ \end{split}$$

where

- V_{FB} = 1.30 V
- V_{OP} = V_{OL} of the operational amplifier (op amp). Typically this can be approximated to 0 V.

The BST pin should be programmed to a value 5-V greater than the largest peak voltage in the system expected to allow adequate amplifier headroom. Because the programming range for the boost voltage extends to 105 V, the leakage current through the resistor divider becomes significant. TI recommends that the sum of the resistance of $R_{(FB1)}$ and $R_{(FB2)}$ be greater than 500 k Ω .

The flyback mode configuration may require filtering capacitors to go along with the feedback network to increase the performance at low and high frequencies. Because the charge storage is inversely proportional to the capacitance, use Equation 2 to calculate the values of the capacitors. In general, select a value of 22 pF for $C_{(FB1)}$.

For this design example, because the value of V_{PP} must be negative, the boost + amplifier configuration must be used. Additionally, because the value of V_{BST} must be 5 V more than V_P , V_{BST} is set to 65 V. Using Equation 1, the feedback resistors can be found such that R_{FB1} = 49 × R_{FB2} . Because the total resistance must be greater than 500 k Ω , R_{FB1} = 735 k Ω and R_{FB2} = 15 k Ω .

$$\frac{R_{(FB1)}}{R_{(FB2)}} = \frac{C_{(FB2)}}{C_{(FB1)}}$$
 (2)

NOTE

When resistor values greater than 1 M Ω are used, PCB contamination causes boost voltage inaccuracy. Use caution when soldering large resistences, and clean the area when finished for best results.



9.2.1.2.3 Inductor and Transformer Selection

Inductor selection plays a critical role in the performance of the DRV2700 device. The range of recommended inductances is from 3.3 to 22 μ H. In general, higher inductances within a given manufacturer's inductor series have lower saturation current-limits and lower inductances have higher saturation current-limits. When a larger inductance is selected, the DRV2700 boost converter automatically runs at a lower switching frequency and incurs less switching losses. However, larger values of inductance may have higher ESR which increases the parasitic inductor losses. Because lower values of inductance generally have higher saturation currents, inductors with a lower value are a better choice when attempting to maximize the output current of the boost converter.

Another factor to consider for transformers is the winding ratio. In general, if a 200-V output is desired then, because the SW node can boost up to 100 V, a transformer of 1:2 (100 V:200 V) is the minimum required winding. However, selecting a slightly higher winding ratio to ensure that the 100 V on the primary side is not surpassed while trying to boost up to the desired voltage is good design practice.

For this design example, select an inductor of 3.3 µH with a saturation current of 1.5 A.

9.2.1.2.4 Programing the Boost and Flyback Current-Limit

The peak current drawn from the supply through the inductor is set solely by the $R_{(REXT)}$ resistor. This peak current-limit is independent of the selected inductance value, but the inductor is capable of handling this programmed limit. Use Equation 3 to calculate the relationship between $R_{(REXT)}$ and $I_{(LIM)}$.

$$R_{(REXT)} = \left(K \frac{V_{ref}}{I_{(LIM)}}\right) - R_{(INT)}$$

where

- K = 10 500
- $V_{ref} = 1.35 \text{ V}$
- I_(LIM) is the desired peak current-limit through the inductor or transformer

•
$$R_{(INT)} = 60 \Omega$$
 (3)

For this design example, because the saturation current is 1.5 A, select 1 A for the $I_{(LIM)}$ value. Using Equation 3, the value of $R_{(EXT)}$ is approximately 14 k Ω .

9.2.1.2.5 Boost Capacitor Selection

The boost output voltage is programmable as high as 105 V. A capacitor with a voltage rating of at least the boost output voltage must be selected. Because ceramic capacitors come in ratings of 100 V or 250 V, a 250-V rated 100-nF capacitor of the X5R or X7R type is recommended for the 105-V case. The selected capacitor should have a minimum working capacitance of at least 50 nF. If a smaller ripple on this node is required, then a larger capacitor should be selected. If using a differential output in the boost + amplifier configuration, then the ripple is canceled because it is prevelant on both the OUT+ and OUT- pins.

For this design example, a 100-nF capacitor was used.

9.2.1.2.6 Pulldown FET and Resistors

The pulldown FET and resistor are used to help speed up the drain the charge on the high-voltage output. Because the FET must be driven from a comparator, an NMOS FET must be used. During normal operation, the V_{DS} of the NMOS is subject to a any value from approximately 0 V when the FET is on, to the output on the flyback configuration $(V_{(HV)})$ when the FET is off. Therefore, selecting a FET with a V_{DS} breakdown higher than the maximum V_{HV} is required. Additionally, placing a resistor in series with this FET (on the drain side) to limit the current going through the FET is required. This resistor can be sized according to the maximum current allowed per the data sheet of the FET. As an additional measure, a resistor can be placed on the source side to protect the pulldown FET, such that when current flows through the resistor, it raises the source voltage and thereby lowers the V_{GS} and shuts the FET off.

Because this design example is using the boost + amplifier configuration, the pulldown FET and resistors are not required.



9.2.1.2.7 Low-Voltage Operation

The lowest gain setting is optimized for 50 V_{PP} with a boost voltage of 30 V. Some applications may not require 50 V_{PP} , therefore the designer may choose to program the boost converter as low as 15 V to improve efficiency. When using boost voltages lower than 30 V, consider using a boost capacitor and adjusting the full-scale input range First, to reduce boost ripple to an acceptable level, a 50-V rated, 0.22- μ F boost capacitor is recommended. Second, the full-scale input range may require adjustment to avoid clipping. Generally, a 1.8-V single-ended PWM signal provides 50 V_{PP} at the lowest gain. For example, if the boost voltage is set to 25 V for a 40 V_{PP} full-scale output signal, the full-scale input range drops to 1.44 V for single-ended PWM inputs. An input voltage divider may be desired in this case if a 1.8-V I/O is used as a PWM source.

9.2.1.2.8 Current Consumption Calculation

Understanding how the voltage driven onto a piezo actuator relates to the current consumption from the power supply is useful. Modeling a piezo element as a pure capacitor is reasonably accurate. Use Equation 4 to calculate the current through a capacitor for an applied sinusoid.

$$I_{Capacitor(Peak)} = 2\pi \times f \times C \times V_{P}$$

- *f* is the frequency of the sinusoid in hertz
- · C is the capacitance of the piezo load in farads

At the power supply, the actuator current is multiplied by the boost-supply ratio and divided by the efficiency of the boost converter as shown in Equation 5.

$$I_{DD(Peak)} = 2\pi \times f \times C \times V_{P} \times \frac{V_{Boost}}{V_{DD} \times \mu_{Boost}}$$
(5)

Substituting the design example values for the variables into Equation 5 and using a boost efficiency of 60%, yields a typical peak current from the power supply of 408 mA as shown in Equation 6.

$$I_{DD(Peak)} = 2\pi \times 2 \text{ kHz} \times 25 \text{ nF} \times 60 \text{ V} \times \frac{65 \text{ V}}{5 \text{ V} \times 0.6} = 408 \text{ mA}$$
 (6)

9.2.1.2.9 Input Filter Considerations

Depending on the quality of the source signal provided to the DRV2700 device, an input filter may be required. Some key factors to consider are whether the source is generated from a DAC or from PWM, and the out-of-band content generated. If proper anti-image rejection filtering is used to eliminate image components, the filter can possibly be eliminated depending on the magnitude of the out-of-band components. If PWM is used, at least a first-order RC filter is required. The PWM sample rate must be greater than 30 kHz to keep the PWM ripple from reaching the piezo element and dissipating unnecessary power. A second-order RC filter may be desirable to further eliminate out-of-band signal content to further drive down power dissipation and eliminate audible noise.

For this design example, to ensure higher harmonics of the input signal do not propagate into the device, use a low pass filter with a 3-dB point of 2 kHz. Refer to *DRV2700EVM High Voltage Piezo Driver Evaluation Kit*, SLOU403, to build this input filter network.

9.2.1.2.10 Output Limiting Factors

Because of the small size of the DRV2700 device, limiting factors must be considered. In each of the applications, four factors can affect the output. These factors include the following:

- Bandwidth of the amplifier
- Limited current
- Slew rate
- Thermal shutdown

Although some of these factors can appear at the same time, each of these factors are shown in the following figures to help the designer differentiate between each factor.




Figure 25. Bandwidth and Limited Current

The internal amplifier has an inherent bandwidth limitation on the order of 5 to 20 kHz depending on the gain settings. Although, this bandwidth limitation occurs primarily with a no-load condition or under a very small voltage swing, the output is essentially unable to drive to the expected output voltage because of a drop in the gain at that bandwidth. The internal boost converter can only support a limited amount of current. If for instance, the load was somewhat resistive as opposed to only capacitive, a situation could occur where the load requires additional current to pull the voltage up, however the boost converter cannot support it. This situation appears to be an out-of-regulation output voltage.




Figure 26. Slew Rate and Thermal Shutdown

As the output frequency increases, the slew rate increases. Because the boost converter can only support a certain amount of current based on the load capacitance, the sine wave begins to turn into more of a triangle wave.

Lastly, the device has a thermal shutdown feature for protection from damaging when the device begins to heat up because of power dissipation. When a load is primarily capacitance, the current leads the voltage (leading power factor). With a leading or lagging power factor, the maximum power does not occur at the maximum voltage or current. However the maximum power does occur at the phase crossing of these. This occurrence looks similar to the waveform in Figure 26, such that the output goes to 0 V and then start back up after it has cooled down below the internal threshold. Figure 23 shows a general guideline to staying below the maximum voltage and frequency based on the capacitance of the load.



9.2.1.2.11 Startup and Shutdown Sequencing

A simple startup sequence is employed to maintain smooth operation. If the sequence is not followed, unintended events my occur.


Use the following steps to startup the device in boost + amplifier mode:

- 1. Transition the DRV2700 enable pin from logic-low to logic-high.
- 2. Wait 2 ms to ensure that the DRV2700 circuitry is fully enabled and settled.
- 3. Provide a PWM, audio, or DAC source to be amplified through the DRV2700 device. When the input waveform is complete, continue to step 4.
- 4. Transition the DRV2700 enable pin from high to low.


Use the following steps to startup the device in flyback mode:

- 1. Set the processor output to 0 V to set the feedback network to such that $V_{HV} = 0$ V. This setting ensures that V_{HV} does not spike when the device is enabled.
- 2. Transition the DRV2700 enable pin from logic-low to logic-high.
- 3. Wait 2 ms to ensure that the DRV2700 circuitry is fully enabled and settled.
- 4. Begin and complete playback of the waveform from the processor. When the input waveform is complete, continue to step 4.
- 5. Transition the DRV2700 enable pin from high to low and power down the DAC source.

9.2.1.3 Application Curves







Submit Documentation Feedback

Copyright © 2015, Texas Instruments Incorporated



9.2.2 Filtered AC Coupled Single-Ended PWM Input Application

The AC coupled single-ended PWM input is very similar to the application described in the AC-Coupled DAC Input Application section, however because the input is a true PWM signal, a low-pass filter is highly recommended. Typically, a low cutoff frequency is desired to ensure the higher frequencies have been attenuated and are not amplified.




Figure 33. Filtered AC Coupled Single-Ended PWM Input



9.2.3 DC-Coupled DAC Input Application

The DC-coupled DAC input is used in applications when the user might need to drive the output at a constant DC level. A typical application for th the DC-coupled DAC input is for piezo pneumatic valves. A benefit to this application circuit is that all of the inputs, including power, are at a very low voltage while keeping the high-voltage piezo load separated. This feature allows easy implementation into systems and to help separate or isolate the high voltages loads from the critical controls.

Piezoelectric materials have a certain voltage that debias the piezo phenomenon. To prevent this debiasing from occurring, limit the input using a controlled input signal. As a backup measure, place a Zener diode to restrict the input.




Figure 34. DC-Coupled DAC Input



9.2.4 DC-Coupled Reference Input Application

The DC-coupled referenced to V_{DD} input is used in applications when the user might need to drive the output at a constant DC level in an on-off implementation. A typical application for this configuration is for piezo pneumatic valves. A benefit to this application circuit is that all of the inputs, including power, are at a very low voltage while keeping the high-voltage piezo load separated. Additionally, all that is required is the V_{DD} input. This feature allows easy implementation into systems and to help separate or isolate the high voltages loads from the critical controls.

As mentioned in the previous section, piezoelectric materials have a certain voltage that debias the piezo phenomenon. This configuration protects the piezo from negative voltages because the input is always positive.




Figure 35. DC-Coupled Referenced Input

This application circuit can also be altered to only use the boost as shown in Figure 36. The benefits of altering this circuit is that it requires less components and has better power efficiency because no power is used in the amplifier. The drawback is that ripple occurs on the piezo element and the fall time of the output is longer because it is drained based on the RC time constant on the BST node.






Figure 36. Boost Driving Piezo

9.2.5 Flyback Circuit

The flyback circuit is intended for applications using piezo valves, piezo polymers, and other high-voltage loads. The previously listed applications go from ±100 V, however this circuit can go up to even higher voltages (1 kV for example) depending on the feedback network and maximum operating conditions of the external components. The input is controlled using PWM, a DAC, or a purely analog signal. Therefore, a proper input filter may be required as discussed in the previous application circuits.

The increased voltage range, however, comes at a price. As the output voltage increases, the capable output sourcing current is lowered. However, because most piezo loads require a small current for the holding or blocking force, the drop in current may not impact the performance of the application. Figure 37 shows a typical flyback circuit.






Figure 37. Flyback Circuit

The following sections shown in Figure 37 must be explained:

- Op-amp integrator
- Comparator and pulldown FET
- C_(HV) value

The op-amp integrator shown at the bottom of the circuit in Figure 37, is used to control the output voltage. Because the input can be a PWM or DAC signal, it helps smooth out the input signal. Additionally, the output controls the virtual ground of the feedback network. For example, when the output of the integrator is equal to V_{OL} (approximately 0 V), the current through $R_{(FB2)}$ is at the maximum and therefore increase the current (and voltage) on $R_{(FB1)}$ which raises the voltage across the piezo load. Likewise, as the output voltage of the integrator increases, it then decreases the current through $R_{(FB2)}$ and therefore decreases the voltage on $R_{(FB1)}$, which lowers the voltage across the piezo load.

The comparator and pulldown FET are used to drain the charge on the high-voltage output. Because a high resistance (or low current) is desired through for the feedback network, the RC-time constant of draining charge can be very long. To help with this long RC-time constraint, the comparator and pulldown FET are added to drain charge when $V_{FB} > V_{ref}$ which adds a low resistance in parallel and therefore lowers the RC time constant. Ensure that this pulldown network can support the voltage and the current. As shown in Figure 30 and Figure 31, the pulldown allows for better regulation and faster stopping time.

Lastly, the $C_{(HV)}$ value is determined by the system. A value of >1-nF total capacitance is required on the high-voltage node for proper regulation. This total capacitance is the combination of the piezo load and the onboard $C_{(HV)}$.

NOTE

As the capacitance increases, the voltage ripple on the output decreases. However, this decrease in ripple also slows down the startup or slew rate on the output. Ensure that the $C_{(HV)}$ and the piezo load can support the high voltage across $C_{(HV)}$ and the load.



9.3 System Example

To use the DRV2700 in a system, all that is required is a controller for the input signal and digital control, power management to provide power to the device, and a high-voltage load. Figure 38 shows a typical system diagram using the DRV2700 device. Because most systems already include some type of controller and power management, the DRV2700 device can easily be added to an existing system.




Figure 38. DRV2700 System Diagram



10 Power Supply Recommendations

The recommended voltage supply range for the DRV8662 device is 3 to 5.5 V. For proper operation, place a 0.1- μ F low-equivalent series resistance (ESR) supply-bypass capacitor of X5R or X7R type near the V_{DD} pin. This bypass capacitor should have a voltage rating of at least 10 V. The internal charge pump requires a 0.1- μ F capacitor of X5R or X7R type with a voltage rating of 10 V or greater to be placed between the PUMP pin and ground for proper operation and stability. Do not use the charge pump as a voltage source for any other devices.

11 Layout

11.1 Layout Guidelines

11.1.1 Boost + Amplifier Configuration Layout Considerations

To achieve ideal device performance, use of the thermal footprint outlined by this data sheet is recommended. See the land pattern diagram in the *Mechanical, Packaging, and Orderable Information* section for exact dimensions. The thermal pad of the DRV2700 device must be soldered directly to the thermal pad on the printed circuit board (PCB). The thermal pad of the PCB must be connected to the ground net with thermal vias to any existing backside or internal copper ground planes. Connection to a ground plane on the top layer near the corners of the device is also recommended.

Additionally to help minimize crosstalk between the FB voltage and the SW signal, keep the boost programming resistors (R_{FB1} and R_{FB2}) as close as possible to the FB pin of the DRV2700 device. Routing this trace underneath the middle of the inductor is also helpful. If possible, provide a grounding plane between the two signals.

Lastly, keep the BST trace and plane as large as possible to help minimize the resistance and inductance.

11.1.2 Flyback Configuration Layout Considerations

To achieve ideal device performance, use of the thermal footprint outlined by this data sheet is recommended. See the land pattern diagram in the *Mechanical, Packaging, and Orderable Information* section for exact dimensions. The thermal pad of the DRV2700 device must be soldered directly to the thermal pad on the PCB. The thermal pad of the PCB must be connected to the ground net with thermal vias to any existing backside or internal copper ground planes. Connection to a ground plane on the top layer near the corners of the device is also recommended.

Additionally, minimizing the capacitance on the SW node is very important. Minimizing this capacitance is accomplished by placing the transformer very close to the SW pin and by removing the ground plane beneath the transformer pads.

11.2 Layout Example




Figure 39. DRV2700 Boost + Amplifier Layout Example




Figure 40. DRV2700 Flyback Layout Example



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following: DRV2700EVM High Voltage Piezo Driver Evaluation Kit, SLOU403

12.2 Trademarks

All trademarks are the property of their respective owners.

12.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

31-Mar-2018

PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
DRV2700RGPR	ACTIVE	QFN	RGP	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DRV2700	Samples
DRV2700RGPT	ACTIVE	QFN	RGP	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DRV2700	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





31-Mar-2018

PACKAGE MATERIALS INFORMATION

www.ti.com 27-Apr-2015

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

7 til dilliononono aro momina												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV2700RGPR	QFN	RGP	20	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
DRV2700RGPT	QFN	RGP	20	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

PACKAGE MATERIALS INFORMATION

www.ti.com 27-Apr-2015



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
DRV2700RGPR	QFN	RGP	20	3000	367.0	367.0	35.0	
DRV2700RGPT	QFN	RGP	20	250	210.0	185.0	35.0	

RGP (S-PVQFN-N20) PLASTIC QUAD FLATPACK NO-LEAD 4,15 3,85 A В 15 11 10 16 4,15 3,85 20 6 Pin 1 Index Area Top and Bottom 0,20 Nominal Lead Frame 1,00 0,80 Seating Plane _____0,08 C Seating Height $\frac{0,05}{0,00}$ C THERMAL PAD 20 SIZE AND SHAPE 4X 2,00 SHOWN ON SEPARATE SHEET 16 10 0,50 15 $20X \ \frac{0,30}{0,18}$

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

0,10 M C A B 0,05 M C

4203555/G 07/11

⚠ Check thermal pad mechanical drawing in the product datasheet for nominal lead length dimensions.



Bottom View

RGP (S-PVQFN-N20)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206346-3/AA 11/13

NOTES: A. All linear dimensions are in millimeters



RGP (S-PVQFN-N20)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.