

ENGINEERING NOTEBOOK





VISITOR

NAME JOSEPH DECUIR

DATE 27 MAR 81

 A Warner Communications Company

ENGINEERING NOTEBOOK

This book is the property of Atari, Inc., but may remain in your possession until termination of your employment with the company, or until this notebook is completed, whichever comes first. At that time you must surrender this book to the Engineering Manager of your appropriate company Division for permanent filing.


INSTRUCTIONS

1. All engineering notes, sketches, schematics, etc., are to be recorded in this book.
Glue any inserts into the book, do not use tape.
2. Complete each sheet in its entirety, but start a new sheet on every new day that you wish to record information.
3. Date and sign each log sheet.
4. All log sheets containing information that might have particular significance must be signed and dated by one witness who reads the sheet and understands its contents.
NOTE: If there are co-inventors, both should sign in the area marked *WRITER*, and a third party is required to sign as witness.
5. UNDER NO CIRCUMSTANCES MAY ANY PAGE BE REMOVED FROM THIS BOOK.
6. When copies are required, the entire book is to be submitted to the duplicating room, where the specified pages will be reproduced.
7. Under no circumstances may this book be duplicated for personal reasons or removed from the company premises, except by authority of the Engineering Manager.
8. If changes to a page are made, initial and date the changes.

TIPS ON HOW TO USE THIS BOOK:

1. Use black ink. Do not use blue ink or pencil; it is difficult to reproduce.
2. Do not try to erase. If revisions or changes are necessary, cross out and rewrite. See item 8 of instructions.
3. Clarity is essential but precision drawings are not required; therefore, free-hand sketches are acceptable.

76078
Book No. Assigned to Joe Decuir





ENGINEERING LOG SHEET

1

GAME OR PROJECT

COLLEGE / ANTIC.

BEGINNING THIS 2ND ATARI LOGO ENGINEERING
NOTEBOOK. 6 JANUARY 1978

THE NEXT YEAR IS FOCUSED ON THE DESIGN
OF THE ANTIC CHIP,

AT THIS POINT, MOST OF THE FUNCTIONS OF
ANTIC HAVE BEEN SPECIFIED, AND A BLOCK
DIAGRAM CREATED. DESIGN REVIEWS OF
THE 3 CHIPS AND SYSTEM WERE HELD ON

21 DEC 77

JAY MINDEN IS THE OVERALL CHIEF ENGINEER.
I WILL ASSUME RESPONSIBILITY FOR ANTIC,
AND GET HELP IN LOGIC DESIGN FROM
FRANCOIS MICHAEL.

GEORGE MCLOD WILL FOCUS ON THE 2ND
GENERATION TIA, WHICH HANDLES 8 MOVING
OBJECTS, COLLISIONS, AND VIDEO GENERATION.

DEB NEUBAUER WILL FOCUS ON THE POKEY,
WHICH HANDLES: POT SCAN, KEYBOARD SCAN,
SERIAL PORT, AND AUDIO.

SCOTT SHIRMER WILL FOCUS ON THE ~~DDP~~
WHOLE DIGITAL SYSTEM, INCLUDING THE
MPU, 3 CUSTOM LSIs, PIA, RAMS, ROMS
BUFFERS, DECODING, INTERCONNECT, ETC...

AL MILLER WILL JOIN US AS APPLICATIONS
PROGRAMMER AND ALL AROUND HARDWARE/
SOFTWARE TYPE. - MAYBE RAM SELECTION,
AND ~~DESIGN~~ DETAILED DESIGN OF SERIAL ~~PORT~~
COMMUNICATIONS PROTOCOL

HOWARD BORNEMAN IS THE FIRST MAN
TO WORK ON THE SYSTEM MONITOR/
RESIDENT FIRMWARE.

WRITER

~~DECUR~~

DATE 6 JAN 78

WITNESS

DATE

2



ENGINEERING LOG SHEET

GAME OR PROJECT

ANTIC.

SUMMARY TO DATE.

ANTIC IS A STATIC GRAPHICS GENERATOR, PROGRAMMED
DMA ~~ONE~~ CHANNEL FROM MEMORY TO THE
SCREEN.

FUNCTIONAL BLOCKS INCLUDE:

CLOCK GENERATOR

HSYNC AND VSYNC TIMING AND

VSYNC

ADDRESS DECODE

DMA INSTRUCTION DECISION

DMA INSTRUCTION DECODE LOGIC

INTERRUPT LOGIC

ADDRESS GENERATORS = DISPLAY LIST

OBJECTS

MEMORY SCAN

CHARACTERS

REFRESH

SCROLLING LOGIC.

DISPLAY BUFFER RAM 48x8

RAM ADDRESS CONTROL

GRAPHICS ~~SRAM~~/PMSR.

VIDEO ENCODING PLA

DRIVERS TO TIA

DATA BUS TRANSFERS.

~~DATA~~ ~~DATA~~ Bus Control Logic



ENGINEERING LOG SHEET

3

GAME OR PROJECT

COLLEEN / CANDY

DEFINITION
MEETING,

AL, JOHN FELLS
JAY, JOHN VURICH,
JOE, HOWARD
WADE, NILES, SCOTT

NILES THINKS WE CAN USE 4K NMIX DYNAMICS.

4027

4K 18 PIN NMIX DYNAMIC (4050) NEEDS 120 CLOCK
4K 22 PIN NMIX DYNAMIC (2107) INVERTED DATA I/O.
4K 18 PIN STATIC 4044 - EXPANSION, RAM POWER

TOP WANTS DECISION MADE SO WE CAN DICTATE PRICES

~~ADD~~ ADD 'CHEAP' AUDIO CASSETTE INTERFACE TO CANDY AND COLLEEN.
INCLUDING MOTOR ON/OFF

COLLEEN:

DIFFERENCES.



CHIP SET

4K RAM

2 CARTRIDGES

3 PANEL SWITCHES

BUILT IN KEYBD

4 JOYSTICK PORTS

AUDIO CASSETTE I/O

SERIAL PORT

→ BUSES EXPANSION

CANDY:

CHIP SET

4K RAM

1 CARTRIDGE

3 PANEL SWITCHES

PLUG IN KBPD ON PORT 3,4

4 JOYSTICK PORTS,

AUDIO CASSETTE I/O

NO SERIAL PORT.

NO BUS EXPANSION.

WRITER

#~~106~~ JOE DECKER

DATE 1/1/84

WITNESS

DATE



GAME OR PROJECT

MURKIN	W/ GROSS VALUE?	Cassettes / DISKS
--------	-----------------	-------------------

LARRY FURNHOLD
STEVE MAYER
BENIE WISE
RON MILNER

JOHN ELLIS
WADE
NILES
DAVE ESTES
RICK PAP.

JAY
SCOTT
JER
HOWARD

JOHN'S LOOKING FOR
CHEAP AUDIO CASSETTE, PAUSE CONTROL
STEREO? FOR DORSIT
~20 IN 200K

~~TOP~~ PRESENTATION ABOUT PROGRAMS
ON CASSETTES BY LARRY FURNHOLD

2 TRACK VS 4 TRACK HEAD PROGRAMS
 → TRACK W.D.M.
~~GAP~~ GAP WIDTH VS RECOVERY RESPONSE

DISCUSSION BETWEEN

FREQUENCY MULTIPLEXING DIGITAL AND
ANALOG -

OR SEPERATE TRACKS FOR
DIGITAL AND AUDIO

USE A SMART CASSETTE LATER.

NILES AUDIO CASSETTE IS AN FM TYPE
RECIEVER/XMITTER, CAN TOLERATE
TO ~50db ATTENUATION ~~AND~~ RECOVER DATA

CAN THEY USE THE AUDIO CASSETTE
I/O AS A SIMPLE MODULUS, TOO?



ENGINEERING LOG SHEET

5

GAME OR PROJECT

JAMIE AS #4.

FALLING ASLEEP

HOW DO WE DESIGN THE SYSTEM
TO PROTECT OUR SOFTWARE?

CHIPS BUILT IN AND A PROGRAM TO MONITOR CONTROL

SMART SERIAL PORT ASSISTANT AND PROGRAM AUTOMATIC CONTROL

LONG TERM - FLOPPIES AND PRINTERS,

SHOW PUPPY V1.5

35 RPM,

MECHANICAL HEAD MOVING INDEX MECHANISM,

18 TRACKS

270° PULL OUT CARM

(TWO' D USER 10)

50° FALL OFF

CASSSETTE HEAD

\$13 FOR PARTS.

BUILD RATE ~ 1.5 to 2x CASSSETTE
4-6 KBUILD,

40-80 mil track spacing

WHAT IS HEAD SWING TOLERANCE -

WURCH THINKS THAT MAY PERIPHERALS SHOULD
BE TWO TIERED

STICK OUT FARLY
ONE DESIGN LAYER

FLOPPIES, PRINTERS & DISKS,



ENGINEERING LOG SHEET

6

GAME OR PROJECT

COURT.

A horizontal line with a series of diagonal hatching lines crossing it from left to right.

Reini's Prenter.

Scum insertionism 50
+ Victor Drut + RAD. 35
Open pages ?

WRITER JOE Freyne

DATE
13/3/07

WITNESS

DATE



ENGINEERING LOG SHEET

7

GAME OR PROJECT

COLFEN/CANDY meeting 3/12/78.



CANDY. ALL GAME PLAYER
CARTRIDGES COMPATIBLE w/ COLFEN.

JOHN VURST

AL, WADE, JOHN ELLIS, JAY MINER, SCOTT SHIEMAN
JOHN HAYASHI, DAVE ESTES, HOWARD ~~BERNSTEIN~~,
NILES STROHL, LARRY BURNELS, JOE DECUIR, ?

- POINTS DISCUSSED: ① → CANDY KEYBOARD ON
SEPERATE CONNECTOR OR COMMON
CONNECTOR

② → CANDY PERIPHERALS
CONSIDERS IS FTS
→ CHEAP KEYBOARD
CHEAP CASSETTE
MEDIUM? → ACOUSTIC COUPLER.

f POKER - 2 TIMERS RUNNING BASE RATE
2 TIMERS GENERATING MODULUS TONES

CASSETTE DEMODULATOR → MAIN FEATURE.

③ → HOW MANY CHIPS CAN GO INTO CANDY
CARTRIDGES.

CANDY COLLECTIVE CARTRIDGES
MIGHT BE DIFFERENT SIZES

f 24 PIN PACKAGES. (72k ROMS)

WRITER

JOE DECUIR

DATE

3/12/78

WITNESS

DATE



GAME OR PROJECT

COLLECT ETC.

ELIZABETH

- (4) Built A CRT COLOR MONITOR

223 → COLOR MONITOR 150

\$273 COST FOR ELIZABETH,

COLLECT \$127

SEPERATE CABINET
FOR MONITOR.

12"-13" SLOT MASK,

- (5) WHAT HAPPENS TO BUS

EXPANSION BOT.

MAY ~~BE~~ BRING BUS TO

KNOCK OUT CONNECTOR.

SEND FLOPPIES -
SHUT OFF SERIAL PORT.

- (6) NO BLACK & WHITE SWITCH.

- (7) PUT ALL CONNECTORS
TOGETHER?!

- (8) POSSIBLE FUTURE
REMOTE CONTROLLER.



ENGINEERING LOG SHEET

9

GAME OR PROJECT

CALCUTA, ETC.

(9) CONNEC^TERS

+ PLAYER CONTROL

? AUDIO OUT

AC.

? VIDEO OUT NTSC, PAL

RF OUT.

(10)

KEYBOARD - CURSOR
CONTROL.

KEYBOARD UP TO \$19!!

(11)

DESIGNERS ~~REVIEW~~ FY PDT

(12)

LIGHT PEN / STILL MAYBE

(13)

BY SHOW

CASSIETTES
SOFT FLOPPY
PRINTER

MODERN?

AC CONTROLLER ?????

ACOUSTIC

(14)

SERIAL PORT.

(15)

PRINTER

WRITER

DEC 12 1982

DATE

SUSANNE

WITNESS

DATE

10



ENGINEERING LOG SHEET

GAME OR PROJECT

Colleen - New 6500 Processor.

GORDON RIES.

MIKE ASSAR

(RON SPRINGER
PROJECT LEADER)

WILL MATHIS

JAY MINER, AL MILLER, JOE DECOUR

1. SATISFY ATARI
2. SUPER MACHINE FOR WHOLE COMPUTERS
3. UPGRADE, DEFEND 6502 SOCKETS
180 mil RANGE
(currently 145x159)

POINTS

WFU COULD USE UPPER BYTE OF
STACK AS STACK PAGE POINTER.

①

- PROBABLY JUST WANT IT ~~ACROSS~~
MULTIPLE CYCLE INCREMENT ACROSS
PAGE BOUNDARY.

② NOTE ON Z REGISTER

PREFER LOAD Z IMMEDIATE
PUSH Z PULL Z.
MAYBE TZA, TAZ.

L2P, S2P (LOAD AND STORE PAGE)

WHAT HAVE THIS?

WRITER

DECOUR

DATE 8/15/78

WITNESS

DATE



ENGINEERING LOG SHEET

11

GAME OR PROJECT

new processor

	A	X	Y	
00	8	8	8	✓
01	16	8	8	-
10	16	8	16	-
11	8	16	16	✓
100	8	8	16	
1D1				FITS IN Current
110				STATUS REGISTER.
111	8	16	8	

STRAWS
SUGGESTION
COM PROMISE.

? Should we make
3 16 BIT REGISTERS

How about 3 bit STATUS REGISTER
LOAD IMMEDIATE, PH, PL.

STATE
COUNTER
DONE w/SIR!

ADD 3 REGISTERS
INSTEAD OF TWO.

AND, 3 16 BIT ATARI/DATAC REGISTERS.	
Q	0000
N	V
V	R
B	D1
P	D1
Z	C
A	AC
X	XH
Y	YH
S	SPH
PC	PCH
Z	Z

GAME OR PROJECT

Current, - New mpu.

ADD REGISTRY SNAPS?

$$\begin{array}{ccc} \text{ACL} & \xrightarrow{\quad} & X^H, Y^H \\ X^H, Y^H & \xrightarrow{\quad} & \text{ACL} \end{array} \quad \left. \right\} +$$

$$ACL \stackrel{d}{\equiv} ACT.$$

(Signature)

62



QUESTIONABLE

X_H \leftarrow X_L
 Y_H \leftarrow Y_L

2 opcodes { DXB, DYB } DECREMENT XT AND BRANCH
 " YH AND BRANCH

2 } MAYBE LIH I
 } LXXII



ENGINEERING LOG SHEET

13

GAME OR PROJECT

NEW MAP

AUTO INCREMENT, DECREMENT MAY BE
REAL TROUBLE.

BECAUSE CROSSING PAGE
BOUNDRIES MAY CAUSE
FATAL PROBLEMS WITHIN
THE OVERLAPPED CYCLES.
AND ADDS EXTRA BUS

ANX, AN7 - IMPLIES SIGN EXTENSION,
OF AN 8 BIT TWO'S
COMPLEMENT QUANTITY,

DISCUSSIONS ALL DAY 2 FEB 78

DEFINED REG FILE
.OP CODE MAP - 1ST REV.

AGENDA FOR 3 FEB.

1. PRECISE DEFINITION OF ADDRESSING MODES
2. INTERRUPT STRUCTURE
3. PINOUT
4. PROJECT SCHEDULE
5. DOCUMENTATION, HARDWARE AND PROGRAMMING
6. 6509 SIMULATOR
7. CROSS ASSEMBLER-

WRITER

DECuir

DATE
FEB

WITNESS

DATE



GAME OR PROJECT

6509

IMMEDIATE LOADS

ADC, ADD, SUB, SBC
AND, ORA, EOR, CMP.

LDA
LDX
LDY

2 BYTE OR 3 BYTE
DEPENDS ON
ATTACHMENTS
OF A, X, Y
IN ASSEMBLER.

ZERO PAGE

 $(Z:B2)$ → REGINSTRUCTION
ALWAYS 2 BYTES

or $(Z:B2)$ → { 16 BIT AL, XL, YL
 $(Z:B2+1)$ → { REG, AH, XH, YL }

#1 STD. $(Z:B2+XL)$ → ZP, Y, (ZP, Y)

#2 A ATTACHED $\{ Z:B2+XL \}$ → { 16 BIT REG.
 $Z:B2+XL+1 \}$ → }

#3 X ATTACHED, $\{ Z:B2+XL \}$ → { 16 BIT REG.
 $X:B2+XL+1 \}$ → }
 TAKES NEW CYCLE TO ADD CARRY

XH IGNORED, Z ALWAYS USED.



ENGINEERING LOG SHEET

15

GAME OR PROJECT

6509

ABSOLUTE

3 BYTE

 $B_3, B_2 \rightarrow \text{DATA}$

REGISTER 8 BITS.

 $B_3-B_2 \rightarrow \begin{cases} \text{DATA} \\ \text{DATA} \end{cases}$

REGISTER 16 BITS.

ABSOLUTE INDEXED, AB,X. AB,Y

~~B_{3+B₂}~~X SHORT $0 + B_3 + C : B_2 + X_L$ X LONG $or B_3 + Y_H + C : B_2 + Y_L$ (Z_P, X) $\begin{cases} Z_P \\ B_2 \end{cases} \rightarrow \begin{cases} ADL \\ ADH \end{cases} \rightarrow \text{OPERAND.}$ $(Z_P, B_2 + Y_L) \rightarrow ADL \quad \begin{cases} Z_P \\ B_2 + Y_L + 1 \end{cases} \rightarrow ADH \rightarrow \text{OPERAND.}$ 

ALWAYS TWO BYTES

 (Z_P, Y)
2 BYTES $(Z_P, B_2) \rightarrow ADL \quad \begin{cases} Z_P \\ B_2 + Y_L \end{cases} \rightarrow \text{OPERAND.}$ $(Z_P, B_2 + 1) \rightarrow ADH \quad \begin{cases} Z_P \\ B_2 + Y_L + 1 \end{cases} \rightarrow \text{OPERAND.}$ (Z_P)
2 BYTES $(Z_P, B_2) \rightarrow ADL \quad \begin{cases} Z_P \\ B_2 + 1 \end{cases} \rightarrow \text{OPERAND.}$



GAME OR PROJECT

6509

ASLA, ROR, ROL, etc.

ALL ACC OPERATIONS ARE
SINGLE OR DOUBLE LENGTH.

NOTE

DO WE NEED DOUBLE

LENGTH ~~INCREMENT, DECREMENT~~ ABSOLUTE,
INCREMENT, DECREMENT

CONNECTIONS

IF 8 INTO 16.

WAPPEN BINE BECOMES P

TO DO SINGLE CYCLE TRANSFER -
2ND - HIGH ORDER BUS.



ENGINEERING LOG SHEET

17

GAME OR PROJECT

6509

DDE (I) REQUEST

AN INTERRUPT ACKNOWLEDGE.

φ1 CLOCKED SIGNAL. 2 CYCLES

LONG - COINCIDENT WITH
VECTOR FETCH.RESNMIIRQ

IRQ ACKNOWLEDGE =

BRK

BRE

18




ENGINEERING LOG SHEET

GAME OR PROJECT

ANTIC

DELETANTO DAY.

NO PARTICULAR REASON



WRITER

McCur

DATE

WITNESS

DATE



GAME OR PROJECT

ANTIC

SUMMARY REVISIONS
THIS WEEK.

PINOUTS = ② VSS, VCC

③ 3.58 IN. ϕ_0 OUT, ϕ_2 IN⑤ \overline{RES} , $\overline{NM1}$, \overline{HALT} , REF, R/W⑧ DB ϕ - DB7⑯ AB ϕ - AB15④ AV ϕ , AV1, AV2, CSYN

① LP

39 PINS.

LOGIC AND SUCH.

DISCONNECT VSYNC COUNTER
FROM REFRESH FUNCTION -
AND HAVE SEPARATE REFRESH COUNTER.

GAME OR PROJECT

ANTIC

VERTICAL CONTROL.

LAST LINE = STANDARD END

OR $\Delta CTR = IR6,5,4$ OR $\Delta CTR = VSCROLL$

FIRST LINE = LAST LINE +1 DELAY.

NMI = LAST LINE AND JRF AND MODE TIME ENAB~~CLEAR VSCROLL FLG~~~~LAST LINE~~CLEAR START VSCROLL FLG = ~~LAST LINE~~ • RES HSYNC

CLEAR END VSCROLL FLG = FIRST LINE • RES HSYNC.


 $I_1 = I_1$ WINDOW AND FIRST LINE $I_2, I_3 =$ ^{CONDITIONAL} DELAYS FROM I_1 • IR5LOAD Δ = 1ST LINE AND I_2 TIME

RAM WRITE = 1ST LINE • STROBE FROM 6 RAM


GAME OR PROJECT

ANTIC

VERTICAL CONTROL LOGIC




$$10^4 = 64$$



LAST LINE -
RFS HSYNC DECODE

Write Address Decode

FIRST
LINE -
RFS HSYNC





GAME OR PROJECT



ANTIC

REVISED REGISTER FILE

WRITE REGISTERS:

H	1	1	1	1	1	X
H	1	1	1	1	1	X
H	1	1	1	1	1	
H	1	1	1	1	1	

BASE CHARS/CHARS CB
BASE OBJECTS, DB
DISPLAY LIST
COUNTER/LATCH,



H SCROLL
V SCROLL
CHAR CONTROL
MEMORY SCAN CONTROL
NMI MASKS,
OBJECT SCAN FINABLE/CTRL
LIGHT REN CTRL
START USCRoll
END USCRoll
INSTR. NMI ACK
VBLANK NMI ACK
RESET HSYNC
RESET VSYNC

READ REG

1	1	1	1	1	1	
1	1	1	1	1	1	
1	1	1	1	1	1	
1	1	1	1	1	1	

VSYNC CTRL
LP, VERTICAL
LP, HORIZONTAL
NMI REQUEST
LIGHT REN STATE

DMA

H	1	1	1	1	1	
H	1	1	1	1	1	
L	1	1	1	1	1	
H	1	1	1	1	1	

MEMORY SCAN
COUNTER/LATCH "J"
DISPLAY LIST
COUNTER LATCH (SAME AS ABOVE)

1	1	1	1	1	1	
1	1	1	1	1	1	
1	1	1	1	1	1	
1	1	1	1	1	1	

DISPLAY INSTR REG
ROM INPUT LATCH.
ROUT SR LATCH.



ENGINEERING LOG SHEET

23

GAME OR PROJECT

ANTIC

REVISED. ADDRESS TABLES.

	A15	H	B	D2	H1	I0	I9	I8	I7	I6	I5	I4	I3	I2	I1	AΦ	
REFRESH.*	φ	φ	φ	φ	φ	φ	φ	φ	φ	RF6	RF5	RF4	RF3	RF2	RF1	RF0	
OBJECTS / MISSSES. SCAN	128 ⁽⁶³⁾ 256 ⁽⁶³⁾	OB ₇ OB₇	OB ₆ OB₆	OB ₅ OB₅	OB ₄ OB₄	OB ₃ OB₃	OB ₂ OB₂	OB ₁ OB₁	H1 H1	HΦ HΦ	OC ₆ OC₆	OC ₅ OC₅	OC ₄ OC₄	OC ₃ OC₃	OC ₂ OC₂	OC ₁ OC₁	OC ₀ OC₀
MEMORY SCAN	MSL IS	MSL 14	MSL 13	MSL 12	MSC 11	MSC 10	MSC 9	MSC 8	MSC 7	MSC 6	MSC 5	MSC 4	MSC 3	MSC 2	MSC 1	φ	
CHARACTER ADDRESSES	CB ₇	CB ₆	CB ₅	CB ₄	CB ₃	CB ₂	CB ₁	CH5	CH4	CH3	CH2	CH1	CH0	Δ2	Δ1	ΔΦ	
70/2	CB ₇	CB ₆	CB ₅	CB ₄	CB ₃	CB ₂	CH6	CH5	CH4	CH3	CH2	CH1	CH0	Δ2	Δ1	ΔΦ	
20/4	CB ₇	CB ₆	CB ₅	CB ₄	CB ₃	CH7	CH6	CH5	CH4	CH3	CH2	CH1	R/E (G5)	Δ2	Δ1	ΔΦ	
DISPLAY LIST	DL IS	DL 14	DL 13	DL 12	DL 11	DL 10	DL 9	DL 8	DL 7	DL 6	DL 5	DL 4	DL 3	DL 2	DL 1	DL φ	

RF = REFRESH COUNTER 7 BITS,

OB = OBJECT BASE LATCH 7 BITS,

OC = OBJECT COUNTER 8 BITS,

MSL = MEMORY SCAN LATCH 4 BITS

MSC = MEMORY SCAN COUNTER 12 BITS

CB = CHARACTER BASE LATCH 7 BITS

CH = RAM ADDRESS LATCH = CHARACTER LATCH 8 BITS.

Δ = INSTRUCTION VERTICAL COUNT/R BLOCK.

DLC = DISPLAY LIST COUNTER (10BITS)

DL = DISPLAY LIST LATCH (6BITS)

24




ENGINEERING LOG SHEET

GAME OR PROJECT

ANTIC.

LONG CHAT W/ PROGRAMMERS
YESTERDAY

- 1) PRESERVE CURRENT INSTRUCTIONAL STRUCTURE.
- 2) CHANGE CHANNEL FORMAT
IN TO CHANNEL TO:



- 3) IDFA FROM FORWARD.

USE CH0 BIT IN 2d4

TO INPUT 1 or 2 COLOR BITS



GAME OR PROJECT

ANTIC/CTA CODES

from discussion w/ George on Thursday 9 Feb

3 CODES TRANSMITTING TO CTA AT 3.58 MHz RATE.

AVZ, 1, \$

~~000~~

011

001

010

COMPOSITE BLANK / CLEAR 7MHz mode

ISYNC / TEST (~~000~~ → 001)CBLANK / SET ~~000~~ 7MHz mode~~011~~~~000~~

BACKGROUND CODE

100

3.58 MODE -

7MHz mode.

101

~~A~~ ACOM~~1~~

110

~~A~~ ACOM~~2~~

111

~~A~~ ACOM~~3~~

~~A~~ ~~V~~ VIDEO.
~~A~~ $\frac{1}{2}$ $\frac{1}{2}$ 1 color work.

CODES FOR ANTIC
 COLOR LUMINANCE REGISTERS
 IN CTA.



GAME OR PROJECT

ANTIC INSTRUCTION DECODING

CODE	DESCRIPTION	VSIZE - 1	DMA RATE	GRAPHICS CODES	CIA CODES	SR CLOCK
0000	BACKGROUND N LINES	IRG, 5, 4	NA -	BACKGROUND	NA -	
0001	Jump	Φ	NA -	BACKGROUND	NA -	
0010	40 CH UC	8	40	7MHz PAIRS (INVERTED OR BLANKED)	3.58 MHz x2	
0011	40 CH U/LC	10	40	7MHz PAIRS (INVERTED OR BLANKED)	3.58 MHz x2	
0100	20 CH x 4 color x1	7	60/40	3.58 MHz PAIRS	3.58 MHz x2	
0101	" x2 LINES	15	60/40	3.58 MHz PAIRS	3.58 MHz x2	
0110	20CH x 5 color x1	7	40/20	3.58 MHz BITS GATING 2BITS, x1	3.58 MHz	
0111	x2 LINES	15	40/20	3.58 MHz BITS GATING 2BITS	3.58 MHz x1	
1000	MM 40CELLx4	7	10	3.58 MHz PAIRS	.9 MHz x2	
1001	MM 80CELLx2	3	10	3.58 MHz BITS	1.8 MHz x1	
1010	MM 80CELLx4	3	20	3.58 MHz PAIRS	1.8 MHz x2	
1011	MM 160CELLx2 (x2 LINES)	1	20	3.58 MHz BITS	3.58 MHz x1	
1100	MM 160CELLx2 (x1 LINE)	Φ	20	3.58 MHz BITS	3.58 MHz x1	
1101	MM 160CELLx4 (x2 LINES)	1	40	3.58 MHz PAIRS	3.58 MHz x2	
1110	MM 160CELLx4 (x1 LINE)	Φ	40	3.58 MHz PAIRS	3.58 MHz x2	
1111	MM 320CELLx2 x1 LINE	Φ	40	7.16 MHz PAIRS	3.58 x2	



ENGINEERING LOG SHEET

27

GAME OR PROJECT

ANTIC VIDEO ENCODING DETAILS.

(CONTINUING) From PREVIOUS AAOs.
 LOGIC EQUATIONS FOR AVZ, AVI, AVΦ

~~from PREVIOUS~~

ALWAYS. Φ II FORCED IN DISPLAY, OXO IN BLANK

$\text{BLCH} \triangleq$ BLANK CHARACTER PENABLE
 $\text{INCH} \triangleq$ INVERT CHARACTER ENABLE
 TOUCH

AVZ	AVI	AVΦ
Φ	Φ	Φ
Φ	Φ	Φ
1	$[SR7 \cdot (\text{CH7} \cdot \text{BLCH})] \oplus (\text{CH7} \cdot \text{INCH})$ • $\text{LCINH} \cdot \text{UCINH}$	$[SR6 \cdot (\text{CH7} \cdot \text{BLCH})] \oplus (\text{CH7} \cdot \text{INCH})$ • $\text{LCINH} \cdot \text{UCINH}$
1	$[SR7 \cdot (\text{CH7} \cdot \text{BLCH})] \oplus (\text{CH7} \cdot \text{INCH})$ • $\text{LCINH} \cdot \text{UCINH}$	$[SR6 \cdot (\text{CH7} \cdot \text{BLCH})] \oplus (\text{CH7} \cdot \text{INCH})$ • $\text{LCINH} \cdot \text{UCINH}$
$SR7 + SR6$	$SR7$	$SR6 + SR7 \cdot \text{CH}\Phi$
$SR7 + SR6$	$SR7$	$SR6 + SR7 \cdot \text{CH}\Phi$
$SR7$	$SR7 \cdot \text{CH7}$	$SR7 \cdot \text{CH6}$
$SR7$	$SR7 \cdot \text{CH7}$	$SR7 \cdot \text{CH6}$
$SR7 + SR6$	$SR7$	$SR6$
$SR7$	Φ	Φ
$SR7 + SR6$	$SR7$	$SR6$
$SR7$	Φ	Φ
$SR7$	Φ	Φ
$SR7 + SR6$	$SR7$	$SR6$
$SR7 + SR6$	$SR7$	$SR6$
1	$SR7$	$SR6$

WRITER

DEC 21 1982

DATE

1982/12/21


WITNESS

DATE

GAME OR PROJECT

ANTRIC INSTRUCTION DISEASE - ANALYSIS, INDUCTION.

(not necessarily minimal)





ENGINEERING LOG SHEET

29

GAME OR PROJECT

~~ANTIC~~

ANTIC PINOUT

PIN COUNT 16 FEB 78


- | | |
|----|--|
| 2 | Vcc, USS |
| 3 | OSC, ϕ_1 , ϕ_2 |
| 4 | R/W, \overline{HALT} , \overline{NMI} , \overline{RES} |
| 8 | DB7- ϕ |
| 14 | AB15- ϕ |
| 4 | CSYN, AU2, i, ϕ |
| 1 | REF |
| 1 | LP |
| 39 | PINS. |

POSSIBILITIES, EXCHANGER RDY FUNCTION
ONE CMA FOR CSYN FUNCTION OF ANTIC.

AD ADDRESS DECODE FOR POKEY


~~GSTATE COUNTER~~

SKETCH. OUTPUT SR CLOCK GENERATOR.



START

GSTATE COUNTER FEEDBACK.



WRITER

DEC 12

DATE

WITNESS

DATE




GAME OR PROJECT

ANTIC INSTRUCTION DECODE LOGIC, CONT.

FIRST CUT 6 STATE CONTROL COMMON PLA

(NOT WORKING)



* QUESTION, SHOULD SEPARATE STROBES
BE GENERATED FOR:

40 CHARACTER FETCH.

20 CHAR/5 FFETCH.

20 CHAR/4 1ST FETCH.20 CHAR/4 2ND FETCH.

— CB2	CH6	—	CH1	Φ	Δ	:
— CB1	CH5	—	CH1	Φ	Δ	:
— CB3	CH7	—	CH1	Φ	Δ	:
— CB3	CH7	—	CH1	1	Δ	:

BRING IN 1ST LINE

40 CHAR
20/4
20/5
MMU MAP.

+ G0-G6

G5 — ↑



GAME OR PROJECT

ANTIC.

FRANCOIS'. IDEA.

USE 6φ - 67

FOR MATCHING ADDRESS & OBJECTS
& INSTRUCTIONS.

6φ 61 62 63 64 65 66 67

I₁ MS 01 02 03 04 I₂ I₃~~MOVE I₁ TO COUNT (2) (INSTANT)~~DRAW I₁ AT HSYNC = 2.FORGET ABOUT INHIBITING
DMA CYCLES IN SCROLLING.


ΔI Δφ
ΔI Δφ
.
.



GAME OR PROJECT

ANTIC. NMI LOGIC.

TWO CONCURRENTES, AND DECISIONS



OKAYED BY JAY 23 FEB,

WITH COMMENT ABOUT

- 1) MAKING NMI WINDOW AWAY FROM SOME NON FAULT CYCLES
- could be worse case
- 2) THE TWO REQUESTS MAY NOT NEED TO BE SAMPLED. - JUST DIGHTED,




GAME OR PROJECT


ANTIC, HORIZONTAL SCROLLING/DISPLAY SIZE

TWO POSSIBLE CONVENTIONS.

USE TWO BITS OF # CONTROL REG TO
SPECIFY WIDTH OF MEMORY SCAN SIZE
AND MAKE DISPLAY IMAGE TRUE VARIABLE.



ALTERNATE PROPOSAL. TWO BITS
SPECIFY WIDTH OF DISPLAYED DATA
WIDTH OF MEMORY SCANNED IS DEPENDANT VARIABLE.



Consensus of Jay Francois, Howard, Scott, Larry Kaplan,
and Bob Whitehead all prefer
THE 2ND OPTION — HENCE, IT SHALL BE ...



GAME OR PROJECT

ANTIC

HOT IDEA FROM JAY MINER

JUMP INSTRUCTION

N	X	X	X	1	0	0	0
---	---	---	---	---	---	---	---

USE ONE BIT AS A HALT.

MARKS LOAD DISPLAY LIST COUNTER

WITH THIS VALUE AND STOP COUNTING
UNTIL NEXT USYNC.

CALL IT WAIT FOR USYNC

SO THAT A 16 BIT POSITION
IN FRONT OF DAC IS NOT NECESSARY,

USE DRG



ENGINEERING LOG SHEET

35

GAME OR PROJECT

CANDY / COCONUT,

SUGGESTED DEMO SOFTWARE FOR JAY

1. GAMES
2. BASIC
3. DESCENDENT OS
4. 2 ACTION GAMES (EX: APPALACHIAN TANK, SUPERBUG)
5. INCOME TAX PROG. (?) (PERSONAL FINANCE)
6. MONEY PLANNING
7. DRUMON SENSATION CARTRIDGE (POINT OF SIGHT)
8. SUPPORT OF FOLLOWING PREFERENCES:
 - a) PRINTER
 - b) FLOPPY DISK
 - c) CASSETTE
 - d) DORSSET SYSTEM.

22 FEB 78

FROM minor BY KAPLAN 17 FEB 78.

JAY REQUESTS AN
APPLICATION NOTE ON
HOW THE ATARI CAN STAND ALONE.

36



ENGINEERING LOG SHEET

GAME OR PROJECT

ANTIC.

U/L CASE CHARACTERS.

UPPER/LOWER CASE CHARACTERS. DRB-0 = 0011

ARE A SPECIAL PROGRAM. ~~PROGRAM~~

Δ CTR	Δ M
0	0
1	0
2	1
3	2
4	3
5	4
6	5
7	6
8	7
9	8
10	9



1. INHIBIT TOP
TWO FETCHES,
DISPLAY
LAST 8
FETCHES
FOR
LOWER
CASE
CHARACTERS

1. PR
2. F
3. F

CONSENSUS w/ FRANCOIS IS TO DO
THE INHIBITION ON THE OUTPUT PLA,
UNLESS C46 AND C45, ALREADY EXIST.

2MARCH, SIMPLE TRICK,

MONZ WIZARD FUNCTION FROM

TIA2 TO ANTIC. FIND TOP

IMPLEMENT IT WITH THE FAITH LINE.

FRANCOIS'S IDEA.



GAME OR PROJECT

ANTIC

~~CARD~~ - ~~MEMO~~

I HAVEN'T WRITTEN MUCH IN THIS
NOTEBOOK FOR A WHILE, INSTEAD
WORKING ON VIDEOPAC.

CHANGES TO DOCUMENT IN THE NEXT FEW PAGES:

1. PROPOSED CHANGES TO CHARACTER FORMATS ARE ANTIC. (W CALCULATIONS)
2. PROPOSED CHANGES TO MUX LOGIC, ESPECIALLY AS IT EFFECTS THE PROPOSED "RESET" BUTTON
3. PROPOSAL GOING TO BOB BROWN RE MUSIC
SYNTHESIZER ~~SYSTEM~~, AND "AIA" CHIP.

1. PROPOSED CHANGES IN CHARACTER FORMATS.

AFTER REVIEWING THE ANTIC DESIGN w/ ALBERT AND STUBBS & CALLAWAY, AND PEARLINSKI
ANTIC COMPATIBILITY w/ RESPECT TO OTHER
MACHINES, SPECIFICALLY THE PET, IT BECAME
CLEAR THAT THE BLANK LINE AT THE
TOP OF EACH LINE OF 40 CHARACTER TYPE
DATA IS VIEWED AS A SEVERE LIMITATION
IF THIS MODE IS TO BE USED FOR ANYTHING
OTHER THAN ALPHA NUMERIC TEXT.

SO . . .
↓

GAME OR PROJECT

ANTIC CONTINUED

SO - THIS ~~ISSUE~~ ISSUE IS RE RAISED ABOUT WHETHER OR NOT THE MPU CAN TOLERATE BEING HALTED FOR MOST OF A LINE.
 IF ON THE FIRST LINE, THE ANTIC DMA'S BOTH CHARACTERS AND CHARACTER ~~GRAPHICS~~ GRAPHICS, IT WOULD LOCK OUT THE MPU, AND ANTIC RAM REFRESH.

THE MPU WOULD BE HELD A MAXIMUM OF 48+48 CYCLES + 1 REFRESH CYCLE -

$$\frac{97 \times 2}{3.579545 \text{ MHz}} = 54.2 \mu\text{sec.} = \frac{1}{18450 \text{ Hz}}$$

IF THE DYNAMIC STORAGE NODES IN THE MPU CAN TOLERATE THAT -
~~WE CAN USE THIS ELEMENT~~ WE CAN PROCEED TO EXAMINE THE CONSEQUENCES OF LOST REFRESH CYCLES TO THE DYNAMIC RAMS.

ORDINARILY, THE ANTIC GENERATES 5 REFRESH CYCLES / HORIZONTAL LINE.
 HENCE, THE REFRESH PERIOD FOR 64 ADDRESSES IS :

$$\frac{64}{5} \times \frac{228}{3.579545} = 815 \mu\text{sec.} < 1000 \mu\text{sec spec.}$$

FOR 4K DYNAMIC RAMS,



GAME OR PROJECT

ANTIC.

ACTUALLY, A WORST CASE WOULD BE

LINE X ~~59 60 61 62 63~~
 x+1 0 1 2 3 4
 x+2 5 6 7 8 9

$$\frac{15 \times 228 - 16}{3,579,545}$$

823.57 μ sec.
~~824.1~~ μ sec.

x+11 50 52 53 54 55 56
 x+12 55 57 58 59 50 51
 x+13 60 61 62 63 64 65
 16 Cycles

SO FAR, SO GOOD.

BUT, SUPPOSE SOME OF
 THESE REFRESH CYCLES
 GOT LOST - 4 CYCLES
 GOT LOST DURING 8TH LINE.

LINE X 58 60 61 62 63

x+1
 x+2 1 2 3 4 5
 3 6 7 8 9 10
 4 11 12 13 14 15
 5 16 17 18 19 20
 6 21 22 23 24 25
 7 26 27 28 29 30
 8 31 32 33 34 35

} A FIRST LINE

CHARACTER
 GRAPHICS
 DATA ONLY.

} A FIRST LINE

9
 10 37 38 39 40 41
 11 42 43 44 45 46
 12 47 48 49 50 51
 13 52 53 54 55 56
 14 57 58 59 60 61
 15 62 63 64

40
 -3416

$$\frac{15 \times 228 - 3416}{3,579,545} = 942 \mu\text{sec.}$$

STILL SAFE

IF NO PSCROLLS
 INCREASES THE "FIRST LINE"
 FREE QUANTITY.

GAME OR PROJECT

ANTIC.

A ~~SMART~~ OR FUD VSCROLL
 ↳ COULD POSSIBLY DELAY
 THE 64TH ADDRESS + MORE
 REFRESH WINDOWS, OR -
 CONTINUOUSLY TAKE A SCREEN FROM P39

LINE	X+13	52 53 54 55 56	57	{ END
	X+14			} VSCROLL FIRSTLINE.
	X+15	58 59 60 61 62		} EXTRA FIRSTLINE
	X+16	(63) L.		

$$\frac{16 \times 228 - 574}{3.57 \times 545} = 996,774$$

- JUST CUTS IT!!

NOW, THE ABOVE DISCUSSION PRESUMES
 THAT A FIRST LINE KNOWS OUT ALL 4
 REFRESHES. IF THE REFRESH WINDOWS
 ARE CHOSEN TO BE IN HORIZONTAL SCAN,
 LESS WOULD BE LOST IF WE WERE NOT IN
48 CHARACTER MODE. - 40 WOULD SAVE 1 OR 2,
37 WOULD SAVE MORE. -

THIS WOULD IN FACT WHICH DECODES
 ARE CHOSEN FOR REFRESH REQUEST,



ENGINEERING LOG SHEET

41

GAME OR PROJECT

ANTIC.

* THE NEXT PART OF THIS DISCUSSION

IS TO CHANGE THE "20/4" MODE

TO A 40/1 MODE - MUCH MORE
LIKE THE 40/2 MODE.

NOW, AT 20/4 CHARACTER


ADDRESS	X	POINTS TO A 16 BYTE
CB765 43 H# 43	C#165 AB10	

CHARACTER, AND EACH LINE 2BYTES

HENCE TO BE FETCHED FOR EACH CHARACTER.

THIS COULD BE CHANGED TO THE SAME

FORMAT AS 40/2




GAME OR PROJECT

ANTIC, NMI logic.

Changes proposed.

(REFERENCE OLD LOGIC, p 32)



ADDITIONALLY, THE VBLANK INTERRUPT IS DISABLED UNTIL THE PROCESSOR FINISHES IT. —
BUT ONCE THAT IS DONE —
IT STAYS ENABLED.



ENGINEERING LOG SHEET

43

GAME OR PROJECT

POSSIBLE MUSIC SYNTHESIZER.

DETAILS GIVEN TO BOB BROWN.

SYSTEM:

RICHARD DRECKERSON

6502/6 (SAME AS COLORAY)

POWER AND PIA'S (SAME AS COLORAY)

FOR SCANNING KEYS,

OPERATING VARIOUS CONTROLS,

ROWS (SAME AS SYSTEM/COLORAY)

FIRMWARE FOR IPU,

→ AIA'S CIRCUITS - AUDIO IMAGE CIRCUITS, -
SEE BELOW.

VCO'S

COMPANDING D/A'S.

AIA CHIP, 28 PINL.

VSS, VCC

2

Φ2, OSC

2

4

Φ2/K, OSC/4K, OSC/5

2

6

DΦ-DΦ

8

14

R/W

1

13

AΦ, A1, A2, CS,

4

19

A1, A2, AID, Φ7

8

27


DAC STROBE

1

78

28 PINS.

8 REGISTERS.




REGISTERS.

= PIPINES - NO READ ADDRESSES,

BLOCK DIAGRAM.



256 f8
RAM -
WRITE FROM
MPA - READ



WRITER

DECUR

DATE

17 MARCH 1981

WITNESS

DATE

GAME OR PROJECT

DEVELOPMENT SYSTEM MEETING IN 6U,

~~CONCERN~~

INTERMEDIATE DECISIONS

GO JOBS Z-2 BOY

BOARDSET, INCUDINCE

6002 BOARD, AND

FURNITURE - THE TRADE

MANUFACTUR.

DAY'S GROUP'S JOB IS

THE INTERFACE BETWEEN

THE TWO.

w/3 dummy
SOCKETS.

CPU BOARD HAS

2 DIA'S, 2 ACIA'S,

2K RAM, 2K PROM.

MULTIPLE CLOCKS SOURCES


HALT AND READY LOGIC, - FURNISHES MOSOZ



GAME OR PROJECT

DEVELOPMENT SYSTEM,

ON CARD, - DOUBLE SIZE

S100 WIRE
WRAP CARD.

ON CABLE.

IN FINAL Product. PINS ON ATARIC.

2	VSS	VCC
1	PGND	RCUR
1	FΦ0	RCUR
3	ANΦ,1,2	1TTL eB30PF
1	CΦ0	1TTL eB30PF
1	CΦ2	RCUR
1	NMI	1TTL eB30PF ?
1	HALT	1TTL eB30PF
1	RDY	1TTL eB30PF
1	R/W	RCUR
16	ABΦ-AB15	1TTL eB30PF
8	DBΦ-DB7	1TTL eB30PF
1	REF	6LSITL e
1	LP	RCUR
1	CSYNC	1TTL eB30PF

Power BUSES
From EXTERNAL DRAM SHOT
From CTIA
TO CTIA
TO MPU.
From MPU - ALSO TO CTIA AND LSITL BUFFER
TO MPU ?
TO MPU
TO MPU
From MPU, (WICIA, 1 BUFFER) (2 LSITL BUFFER)
TO MPU, CTIA, LSITL BUFFER
TO MPU, CTIA, MOTHER BOARD,
TO RAM CHIPS.
From MOTHER BOARD
NC

46




ENGINEERING LOG SHEET

GAME OR PROJECT

ANOTC.

SUGGESTED CHANGE.

READ VERTICAL COUNTER.



DISCARD VP

READ VERTICAL LIGHT ACT.



DISCARD VLPP.

ACROSS w/ FRANCIS & JAY



ENGINEERING LOG SHEET

47

GAME OR PROJECT

6801.

MC 6801 - FAR IN LAYOUT NOW.

FARLY SAMPLING JUNE.

→ MID SUMMER MORE LIKELY
ESTIMATE FOR SAMPLES.

3870, REAL

8048, REAL

6600, DEAD

MC 6801, Bush

28, Bush

658X, Mystery

9940, REAL

W (FARLY VERSIONS.)

SAMPLE MONTH OR TWO BEHIND
INVESTIGATE MC 6809 FOR
COMPATIBILITY W/ NEW MPU.

6801

68488 IN PRODUCTION !!!!

6801 ~ 300m ill chip FARLY.

GAME OR PROJECT

COLLEEN PREFERENCES.

ROCKWELL 6500/1.

6502 CPU REGISTER CACMA.

2K BYTES ROM

64 BYTES RAM

MAPPED INTO

00-3F DOUBLE MAPPED
100-13F

I/O IN PAGE ZERO. 80-8F

STARBUCK

714-632-3880

80 -	8 BIT PORT	AN ADDRESS
81 -	" "	"
82 -	" "	"
83 -	" "	"

AUG (6 K) PULLUPS -
WRITE 1's.MASKED - REMOVE 8 PULLUPS
AT A TIME.PAD, PAD LINE - EDGE DETECT CIR.

84	WRITE	{ 16 BIT COUNTER	UPPER LOWER
85	" "		
86	READ	{	
87	" "		
88	LOAD UPPER LATCH AND DOWN LOAD TO G _x		

TIMER INTERRUPTS

- LOAD AND COUNT DOWN
- GENERATE EXPANSIVE PERIOD.
- COUNT EXTERNAL PERIOD
- COUNT EXTERNAL FREE




ENGINEERING LOG SHEET

49

GAME OR PROJECT

COLLECT PERIPHERALS.



~~2nd source PAI~~
DLQ NOT BROUGHT OUT.
CAN USE PAΦ, PAI.

NEXT IS BROUGHT OFF

34 I/O 1 FOR CLOCK INPUT (TO ~~TIMER~~)

3 Vcc, VSS
RAM POWER

2ND GO ROUND

2 XTAL1, XTAL2

\$11 → \$8 or 9

1 RES

SAMSUNG PART
IN 3 WKS
+ Emulator 64PIN.

400 PINS

GAME OR PROJECT

ME6809 Seminar

BOB BURLINBAMZ from AUSTIN
APPLICATIONSDENNIS HARGOOD LOCAL MP & PROGRAMS
FIELD APPLICATIONS ENGINEER

THASH PATEL LOCAL FACTORY REP

ERNIE BARBARO SYSTEMS SALES MGR

CONFIDENTIAL BY NON-DISCLOSURE AGREEMENT.ASK ABOUT FAULT FUNCTIONS +WANTS COMMENTS ABOUT
WRITING AND PRESENTATION.

1. TWO XMC INPUTS,
EXTERNAL, INTERNAL
CLOCK ALSO GIVES
DRIVE ϕ_2 IN.
4X BUS CLOCK.
ON 2X BUS CLOCK
(PROGRAMMED BY RESET)
~~AT RESET,~~
~~DEPENDS ON FIRQ
AND IRQ~~

\downarrow MASKABLE
FIRQ - LIKE IRQ PC AND STATES ONLY
SEPARATE VECTORS

RDY INPUT - STATES ϕ_2
ON '0' STATES ϕ_1 IF GOES LOW
IN ϕ_1 , OR ~~DECODE~~ STATES
DURING ϕ_2 IF TRANSITIONS DURING ϕ_2



ENGINEERING LOG SHEET

51

GAME OR PROJECT

MC6809

FACT INPUTPOSTPONE TALKING
DISCUSSION WITH ATARI.

MC6809 E BIT - SO THAT MACHINE
KNOWS HOW MUCH OF MACHINE
TO RECOVER (STATUS AND PC, OR
WHOLE MACHINE)

Two ^{new} SOFTWARE INTERRUPTS

SWI2

SWI3

SWI1 SNARFED BY MICROCOMPUTER
DEVELOPMENT SYSTEMS

SYNCH INSTRUCTION

CAUSES IDLE ~~STALL~~

OR BA GOES HIGH.

RESET ~~IS ONLY~~

OR INTERRUPTS ARE ONLY EXIT.
(EDGERS)

NO TSC!!!

~~CODE 458~~

L.I.C. OUTPUT CYCLE BEFORE
OF CODE FETCH.

VECTOR FETCH OUTPUT.

(FOR USE WITH AN INTERRUPT
ENCODER CHIP - IN THE WORKS)

BUSY - FOR LOCKING OUT OTHER CPU'S
WHEN DOING READ/WRITE CYCLES


GAME OR PROJECT

MC6809


PROGRAMMING MODEL




} ACCUMULATORS



} INDEX REGISTERS

} STACK POINTERS
INDEX REGISTERS

} PC



} DIRECT PAGE, CONDITION CODES

INDEX

or A or B, or D

X, Y, U, S, PC + 5BIT, 8BIT, 16BIT NUMBER

THIS IS COMPATIBLE.

PC 8BIT OR 28BIT 16BITS ONLY.

AUTO INCREMENT X, Y, S, U,

U DIFFERENT BECAUSE YOU CAN PUSH OR PULL ANY OR ALL REGISTERS

~~INDIRECT ADDRESSING~~

WITH IT

2BYTE (16BIT)

MANY INSTRUCTIONS ARE ESSENTIALLY 2BYTE.



ENGINEERING LOG SHEET

53

GAME OR PROJECT

MC6809

MANY, MANY INSTRUCTIONS ARE 2 BYTES.

SOME EXTENDED INSTRUCTIONS
(B INTO A)

THE HAIR AND CATCH FIRE WILL STILL
BE THERE

INDIRECT

ADDRESSING

[x]

(x) → (fa) → DATA.

THIS CAN BE DONE OFF THE SP OR U!!!

IMM

DIR

EXTENDS

INDEXED

RELATIVE

} w. w/o INDIRECT.

LFA !!! ex LEA Y D,X

means D+X → Y

{A,B,C,D,E,F,G,I,J,K,L,M} + {X,Y,U,P,S} → {X,Y,U,S}

WRITER

Dream

DATE 05/78

WITNESS

DATE

GAME OR PROJECT

MC6809

INT AND DATA DISAPPEARED INTO C.R.A.
BECOME 2 BYTE.

~~DATA IS STORED IN C.R.A. AS 2 BYTES~~

MULTIPLY $A + B \rightarrow D$

11 CYCLES!!! UNSIGNED,

NO DIVIDE.

SAME AS MC6801

(YOU WANTED IT MC6801!?)

BCD - SAME AS 6800

DECIMAL HANDLING TAKES SPACE.

ADD AND SUBTRACT DOUBLE REGISTERS
IS DIFFICULT - DOES NOT ADD IN CARRY

④ PRODUCTION QUANTITIES
WITHIN RANGE OF
PRICE OF 6800 IN
LATE Q.T. RARLY
200

Product
~~SAMPLES~~ AVAILABLE IN CURRENT
1ST SILICON ~~SEED~~
NOV 15.

SAMPLES IN JANUARY - MAYBE
CURRENT 200 ON SIDE. THEN SHRUNK.

300 SHRUNK ON FIRST REV.

(THEY WILL HAVE ~~TEST~~ BOARDS IN 6 WEEKS)
SIMULATED BY (68800)



ENGINEERING LOG SHEET

55

GAME OR PROJECT

MC6809

BREADBOARD NOT FINISHED

LOGIC SIMULATION DONE.

DEFINITION DONE BY MULTRON AND ENGRING.
AND PROGRAMMERS . . .

from 150 usec.

6809 DESIGNED FOR 90usec $\sqrt{f_1}$ to $\frac{1}{T}$
ADDR
BUS

SOME INSTRUCTIONS ARE FASTER.

~~STA USED TO BE SLOW~~
~~DATA READ~~TO SAME THAT
ADDRESS REG.TRY SWING OUT THE
DIRECT AND EXTENDED INSTRUCTIONS!!

JUST DON'T RECENTLY.

6805 \$12-3 6800 LESS B AC

CLOCK ON CHIP,

1K ROM.

64 RAM.

16 I/O LINES

1 TIMER.

} 24 PIN PACKAGE.
OFFSET. ϕ or
16 BITS.



GAME OR PROJECT

MC680X

MOTOROLA HAS THE
 CAPABILITY TO MODIFY THE
 6800 TO HAVE THE
FAT FUNCTION WE NEED
 IN A FEW MONTHS.

ADDRESS 58 ON ATARI 12 APRIL 78

0	DMACTL	WR
1	CHCTRL	WR
2	DL DUSTL	WR
3	DL DUSTH	WR
4	HSCROL	WR
5	VSCROL	WR
6	—	—
7	PMBASE	WR
8	—	WR
9	CFF BASE	WR
A	WSYNC	WR
B	VCR	RD
C	HLD	RD
D	VLP	RD
E	NMI EN	WR
F	NMIST / NMIRFS	RD/WR



ENGINEERING LOG SHEET

57

GAME OR PROJECT

KATIE

BILL BRADDS

WILMER ASSAR, POST SPRINGER

JAY MINER

RAY SHIPPARD, STRAWMAYER

AL ALCONI, JOR DECOUR

1ST

ADD + BREAK INSTRUCTIONS (JSR)

DEP

CHANGE.

2ND

BRD. 1, 2, 3, 4

All

8 TO 16 BIT TRANSFERS
IGNORE 2 HIGH BYTE16 TO 8 BIT TRANSFERS
IGNORE HIGH BYTE.

TO PREVENT TKS, AND CONSISTENCY

JEQ, JNE MAYBE

QW WPT GO IN !!!

Memory to
Memory !!!JAY WOULD OPPOSED TO WQ SINGLE BYTE,
!!!

PROPOSAL FOR SPA, CPA + LDQ (2 BYTE)

PROPOSAL FOR DOUBLE INCREMENT / DECREMENT.

BT 2, X = Y ± 2 Y = Y ± 2

GAME OR PROJECT

KATIE (CART)

Z REBUILT

MIKE STILL LIKES IT. DBZ.

CONTINUESSES ABOUT AUTO INCREMENT
VS PURE INDIRECT.

- BACK TO PURE INDIRECT

WE MIGHT SUBSTITUTE DBX, DBY

JSR 8 BIT RELATIVE
(ABS)

COMPLETES A SET

JMP	ABS	(ABS)	REL16	REL8
JSR	ABS	(ABS)	REL16	REL8

LDP Im LOW PRIORITY

CHANGE TPY → PCY
TPY → YPCFOR INPUT IPLY,
ELIMINATE LST ASY

ADD R0X, R0Y

[RLY, RLY]



ENGINEERING LOG SHEET

59

GAME OR PROJECT

KATIE (cont)

ADD

3

LOAD IMMEDIATE HIGH BYTES
(INSTEAD OF SIGN EXTENSION)
$$\boxed{8\text{BIT } A + 16\text{BIT } X \rightarrow \text{SIGN EXTEND } 8 + 16 \rightarrow 16}$$

WRITER

DGR/UR

DATE

WITNESS

DATE



GAME OR PROJECT

COLLEEN. DEVELOPMENT SYSTEMS

FOR CHIP DEVELOPMENT
TWO BIG CARD CASES.

1) BREAD BOARDS.

14 SLOTS. 144 IC'S / CARD
100 PIN CONNECTORS
AB₀-15 }
DB₀-7 } Convert SIGNALS
RYW } (+ VSS, VCC)
Φ2

ANTIC, TIA, POKEY
(PIA)


2) COMMERCIAL Z2 BOX (BUILT BY GRASS VALLEY)

20+ SLOTS.
100 PIN \$100 TYPE BUS.
CPU BOARD
RAM, RAM
MONITOR I/O
TRACE BOARD.

PROPOSALS:

TWO STAGES OF DEVELOPMENT

1) CHIP DEVELOPMENT:





ENGINEERING LOG SHEET


61

GAME OR PROJECT

COLLEEN DEVELOPMENT SYSTEMS


2) COLLEEN WORKING.

A)



GAME CARD REQUIRES
ICE CARD.

OR B)



TEST CONNECTOR ON CPU BOARD.



GAME OR PROJECT

COLLECTOR, DEVELOPMENT SYSTEM.

DETAILS:

~~SPECIALS SIO~~

COMMON SIGNALS ON BB BACKPLANE:

AB₀ - AB₁₅
 DB₀ - DB₁₅
 R/W
 φ₂

FROM CPU CARD

SPECIAL SIGNALS.

MAIN BOARD, OSC	CPU	ANTIC	TIA OSC	P,A	PDP2
(RESA,M	φ ₀ φ ₂ RESM NM ₁ J2Q ROY HALT ANTIC	F ₀ φ ₀ φ ₂ RESA NM ₁ ROY HALT Ant.1,2 LP	F ₀ φ ₂	φ ₂	φ ₂ RESM J2Q
LP LUMφ.1,2 COL, PAL, SEC CSYNC SD ₃ TD ₃ PAφ-7 PBφ-7 CA2, CB2 SDI, SDI, SII SCL, SDI, SII POTφ-7 Kφ-5, KRI,2 AUDIO.	(DEF)?	LUMφ.1,2 COL, PAL, SEC CSYNC SD ₃ TD ₃ PAφ-7. PBφ-7 CAR, CB2	LUMφ.1,2 COL, PAL, SEC CSYNC SD ₃ TD ₃	PAφ-7. PBφ-7 CAR, CB2	SEEK(SDI, SII) POTφ-7 Kφ-5, KRI,2 AUDIO




ENGINEERING LOG SHEET

GAME OR PROJECT

63

COLLEEN, DEVELOPMENT SYSTEM.

CPU TO BREAD BOARD INTERCONNECT.





GAME OR PROJECT

28

28, LAYERED OUT.

Mel Snyder

SALES MGR
Z8000~~THOMSON CO.~~

JEFF WARD

THOMSON
COMPANY

MASKS BEING MADE

UNDER 200mile \approx \$5

SAMPLES JUNE } 6+PIN

PRODUCTION JULY. }
1000 UNITS. EXTERNAL
RAM VERSION2ND SOURCE NEGOTIATIONS
IN PROGRESS. MOSTAK IS ONE28 not non disclosure
28000 also non disclosure

FASTER PARTS LATER.

PL/Z DERIVED FROM PASCAL

HARD DISK IN DEVELOPMENT SYSTEM



ENGINEERING LOG SHEET

65

GAME OR PROJECT

MEETING w/CIRCUIT DESIGNERS RE ELECTRICAL Specs

VOLTAGE Specs FOR PITS.

Output / Input 1-0 LEVELS

INPUT 1 is ~~2.4 VOLTS~~ IS 2.4 VOLTS }
derived from
INPUT 0 is 0.4 VOLTS, } from
MP SPECs

Logic 1 INPUT is 2.0 } from SCOTT.
} 0.4 VOLTS

Logic 0 INPUT is 0.8 }

OUTPUT LEVEL 2.4 } from MP. and
SCOTT.

OUTPUT LEVEL 0.4 }

SCOTT WANTS .7V NORMALLY

SPECIAL CASE

F_D 2.4v, 0.4 output
2.0v, 0.8 input

LOW LOADS (CLOCK TO CHIP)

F _D	-	AN _D , 1, 2
Φ _D		RDY
N _M		HALT

(a) DATA BUS CHANNEL LENGTH
1000 ~~plus~~ microns ~~wide~~ (25μ/mil.)

GAME OR PROJECT

CKT DESIGN MEETING

ACTION REQUESTS

1. OSC NICE
 2. OUTPUT DRIVE SCOTT
 3. TIMING SCOTT ET AL
 4. CURRENT - SCOTT
 5. SYSCKT - SCOTT
 6. FIRST FB - SAM
 7. LEVELS,
 8. @NP SCALE - CARL
-

UZA LOOP

CONSULTANT OF USES OF
COMPUTERS IN EDUCATION.

"SELF MOTIVATING LEARNING SYSTEMS"

LEARNING & TALKING ARE HARDEST.

LEARNING IN WESTERN CULTURE

HOME & FAMILY

SCHOOL CURRICULUM

SMART LEARNING (including games)

VOCATIONAL TRAINING

RECREATION



ENGINEERING LOG SHEET

67

GAME OR PROJECT

LIZA LOOP

TRADITIONAL SOCIETY



GLOBAL VILLAGE
LIFE LONG LEARNING
FLUID ROLES
UNPREDICTABLE ROLES
LESS THAN ONE GENERATION,

MASS MARKET!

EDUCATIONAL

psycho motor development

problem solving techniques

specific content

RECREATIONAL

sports and games

creative arts

(spectative)

media (reading, music, tv, watching stuff)

(she sees computers being used to
provoke participation)

ATARI products

video games

computer games &
programming

CAI

artistic programming
audio or visual.

NO CLEAR DIVIDING LINE BETWEEN WORK AND PLAY,

WRITER

DECUR

DATE
20 APR 78

WITNESS

DATE



GAME OR PROJECT

Liga Loop (cont)

MIDNIGHT DILEMMA

PROTESTANT ETHIC VS TECHNOLOGICAL ETHIC

PEOPLE MUST WORK

MACHINES MUST WORK
PEOPLE MUST PLAY.

WHAT MAKES GAMES INTERESTING

COMPLEXITY, SKILL, THEME

Learning acquired thru vocational games has
prioritised valueLearning acquired through play games has
unknown valueComplex multiplayer games very popular
talked about PLATO - dogfight games.Game is educational if it is a
safe and simplified simulation
of a
real world situation.



ENGINEERING LOG SHEET

ATARI™

69

GAME OR PROJECT

LIBA's Log

WHERE TO GO FROM HERE?

- 1). USE game components to systematically enlarge prepackaged game library for recreation.
- 2) Use vocational analysis for marketing prepackaged games to parents and schools
- 3) Develop a Game Writers application language for the home computer using three-skill-complexity variables

(best books are ones you wish you had written yourself)

LIBA'S DREAMS

USE ATARI TECHNOLOGY TO RECONSTRUCT OR EXISTING
FORMAL EDUCATIONAL SYSTEM BY BYPASSING
THE SCHOOL AND BRINGING REAL LEARNING HOME.

Current Areas of Study

- 1) Guilford-Mecker Structure & intellect theory of mental abilities
- 2) Left-right brain structure theory of learning pathways
- 3) Computerized Delivery Systems

MIT's logo

Xerox's Smalltalk

Hazeltine's Ticcit (MITRE) - (two way cable)

CDC's PLATO

Natl' Library of Medicine's CAI Demo LAB
(PILOT LANGUAGE)

WRITER

JOE DEC 4/12

DATE

20 APRIL

WITNESS

DATE

GAME OR PROJECT

LIZA LOUP

REFERENCE: DAVID KAUFMAN
 TOWARDS A
 CYBERNETIC THEATER

CHILDREN WANT TO PUSH BUTTONS

They need time to learn about themselves

~~TOPICS~~ HOW DO WE TAILOR
 THIS TO WOMEN?

(SHE IS MORE INTERESTED IN PEOPLE)
 ATARI CAN'T DO much.

Q: How SELF EXPLANATORY ARE THEY?

ANS: NOT - THAT'S WHY THEY FAIL.

LIZA THINKS we should DELETE (or unk) FEATURES SO THAT THE RESULT IS LEARNABLE

'KEYBANGER' PROGRAMME FOR PRELITERATES OR INCORIGIBLES,

ONLY MEANT TO CAUSE A RESPONSE.
 (CAUSE AND EFFECT)



ENGINEERING LOG SHEET

71

GAME OR PROJECT

LIZA LOOP

INITIAL PHASE YOU MANIPULATE MACHINE.

LATER, MACHINE INSTRUCTS.

'KREBANEN' - PRACTICE CARTRIDGE.

MANUFACTURERS ON FIRST CABLES.

ADDRESS BUS DATA.

KIM 6502.

LOADED BY KIM BOARD
AND 8197 BUFFERSWRITTEN IN TURNT DRIVE DEVELOPMENT
SYSTEM AND FIRST CABLES.

FIRST CABLES PULLED DOWN BY 7407'S.

NO TERMINATION

7407 OUTPUTS w/ 1K(?) PULLUPS.

8197'S ~~HAD~~ HAD <10nsec rise

time driving bus.

SWITCH WHEN 6502 REVERSES ~2VOLTS.


{ FALLING EDGES 110nsec AFTER | φ1
} RISING EDGES 125nsec AFTER | φ110 nsec delay from 8197 DRIVEN
CABLE TO 87407 PULLING DOWN
BB BUS. 2-3 nsec delay on cable.

GAME OR PROJECT

ANTIC *Crosses*

→ To implement after breadboard comes back.

- 1). Return VBLANK NMI to being maskable.
- 2) deleted CSYNC PIN.
- 3) Drive in external NMI PIN
(RESET BUTTON) (SCHMIDT TRIGON?)
- 4) STROBE IT WITH NMI WINDOW
AND A LINE WITHIN VBLANK, LIKE
SET VSYNC, READ BY DATM BIT 5.





ENGINEERING LOG SHEET

73

GAME OR PROJECT

Colossal.

UP TO DATE

ADDRESS MAP FOR COLOSSAL/CANDY

COLLOSSAL

F	PERSONALITY MODULE
E	
D	I/O
C	1ST CARTRIDGE
B	
A	2ND CARTRIDGE
9	
8	
7	16K RAM.
6	
5	
4	
3	16K RAM.
2	
1	
0	4K RAM

F/7	RESIDENT
E/6	O/S
D/5	I/O
C/4	1ST CARTRIDGE
B/3	
A/2	RAM EXPANSION.
9/1	
8/0	4K RAM

QUOTES ~~FROM~~ FROM RON CASPER
ON SYNTRON6551 25K \$5 each
 100K 4.506522 25K 4.50
 100K 4.00



GAME OR PROJECT

MOTOROLA

6847 DRAMO.

ERNEST BARBARO. SALES
 DENNIS HAPGOOD APPLICATIONS ENGINEER
 SPAN PLATE MARKETING MGR IN CONSUMER
 JOE ROY (DESIGNER)
 LE PROGRAMMANAGER, GAMES AND TOYS.

TED JARIS IS HEAD MARKETER

Computer, FED
 Consumer, MTD, Communications,



- THEY ARE TRYING HARD TO ~~DESIGN~~
 DO COOPERATIVE DESIGN W/ AND FOR
 CUSTOMERS.

STRENGTHS - SEMI GRAYSCALE COINCIDENT
 WITH CHARACTERS,

THIS IS DOING

1200, 600 ^{usec ram} FOR DISPLAY RAM
 (1K x 4's)

They think extra cost of Dynames is \$100.

PFC = PICTURE FERNMENT.

They use BI-PHASE SHIFT REGISTERS
 TO GET HIGHER DOT RATE



ENGINEERING LOG SHEET

75

GAME OR PROJECT

JOE ROY

602-244-3716

TRY TO DO EXTERNAL INDIRECT ADDRESSING
WITH EXTERNAL PADS NOW,
WORKING ON ~~THE~~ A SEPARATE CHIP
TO DO THAT.
32 POSSIBLE OBJECTS.

DO NOT PUT UP MULTICOLOR DRAW
JUST USE ORIGINAL ARCTIC DRAW.

"IF GUY'S CAME IN

"IF WE CAME IN WITH 6000
GAMES YOU GUYS WOULD FEEL THREATENED" ROY

CHIP SET POINTED AT HOME COMPUTER
\$30 FOR CHIP SET. (NOT COUNTING ROM)

6847
1372]
6800 1MHz
6821
22114
7-12 74LS DEVICES

All 5V.

18 CHIPS 78
5 CHIPS 79

TRY 'PAGE THE BEAM' WHEN
SCROLLING VERTICALLY.

GENERATE HARD RED AND BLUE BY
PUMPING ~~TOP~~ OUT 256X192 BITS IN ALTERNATING
PATTERNS.
CAN'T DISARM BURST

WRITER

JOSEPH DREUM

DATE

WITNESS

DATE


GAME OR PROJECT

VDG Drums from Motorola

4 COMM LEVELS (INCL BUEN)
 CORRESPONDS TO THE COLOR.

64x512 INTERNAL RAM,
 (SEE PAGE IN 6847 WRITER)

2ND SYSTEM - 2 POINTERS INTO RAM.
 USING LATENTS AND ADDRESS.
 (NEW CHIP WILL HAVE 1Kx8 DYNAMIC
 RAM ON CHIP!?)
 TO REPLACE





ENGINEERING LOG SHEET

77

GAME OR PROJECT

VD6

LIBRET PRF CAPABILITY.

SOFTWARE COUNTER
+ 8 INTERRUPTS,

ABSOLUTE minimum

3870 + VD6 + RAM

6803 + VD6 + RAM

3870 + VD6 + VDR + 1370

"DANGER OF OVER INTEGRATING"

WRITER

JOE DECOUR

DATE
1/1/87

WITNESS

DATE

GAME OR PROJECT

DORS FIT

CURRENT TAPE FORMATS.

USE CUTS 2400/1200 BAUD.
BAND RATE 300 BAUD

SEE ADDA SPEC WRITTEN BY SIMONE
FOR

~~**~~ New features

VARY CHARACTER SIZE

" CHARACTER SET

" CURSOR MOVE

~~RAM~~
MEMORY MAP MODES

SPECIAL GRAPHICS FIELD (w/obj's)

JAY MAKES POINT THAT

A VERSATILE CONTROL
CHARACTER SET ~~IS~~ WILL

ALLOW ALL RASBS OF MACHINE

TO BE USED EVENTUALLY.



ENGINEERING LOG SHEET

79

GAME OR PROJECT

DORGOTT.

(HE'S GOING TO TRY TO DO
CAI WITH A TRS-80)
TRYING TO ADD AUDIO TO IT.

CHECK ANTIC VIDEO CODE
LOGIC.

BLANK - THEN INVERT,
RATHER THAN INVERT, AND BLANK

THIS BIG QUESTION, ARE ALL
THE BIRDS AND WHISTLES NECESSARY?
(OR SUFFICIENT)

IDEA, USE UNUSED LINES IN
TEXT FIELD (OR PSEUDO WORD IN THE
DISPLAY SPACE,) AS LOCATOR(S) OF CONVERSE
'RESISTS'.

WRITER JOE DeFourn

DATE 5 May

WITNESS

DATE



GAME OR PROJECT

Colleen Development System

EVALUATION / CHARACTERIZATION OF
BUS INTERFACE

ADDRESS LINES

Z2 → BB

~~UNLOADED~~

6502 OUTPUT

TO BB BACKPLANE

~~6502~~

↑ = RISING EDGE TO RISING EDGE @ 2u.

↓ = FALLING EDGE TO FALLING EDGE @ 2u.

AΦ Z2 → BB ↑ 22nsec. ↓ 36nsec.

CLOCK DELAYS

Φ₀ OUT ↑ TO Φ₂ IN ↑ 112nsecΦ₀ OUT ↑ TO Φ₂ IN ↓ 100nsec

31 May 78



ENGINEERING LOG SHEET

81

GAME OR PROJECT

COLLEGE SYSTEM.

AFTER SPENDING THE MONTH OF
JUNE DEBUGGING THE FIRST DEVELOPMENT
SYSTEM...

SCHEMATIC S:

DON'T EXIST.

CLOCKING CIRCS, KEYBOARD,-
COLLEGE
CPU BOARD
RAM BOARD
CANDY
PM
CARTRIDGES.
OTHER BOARDS IN SOFT.

TIMING DIAGRAMS,

RAM TIMING

CLOCKS

SYSTEM TIMING DIAGRAM,

SPCS,

CHIP PINS, INTO LOWER MARGIN.
SYSTEM TIMING
I/O PADS.

DRAWINGS.

KEYBOARD LAYOUT.
ASSORTED MECHANICAL.

WRITER

Decurz

DATE

July 78

WITNESS

DATE



GAME OR PROJECT

COLLEEN SYSTEM.

CHANGES

1. RAM CARD. SEE ANNOTATED PRINT.
NEEDS GROUP RESPONSIBILITY PER RAM CARD,
CHECK ON JUMPS ON ANY INPUT.
2. CHECK RAM TIMING
~~PASS~~ w/ RESPECT TO ROM BOARDS
w/ RESPECT TO REST OF SYSTEM.
3. REVIEW CLOCK TIMING
w/ RESPECT TO SYSTEM.
4. PIA ADDRESSES,
REVERSE ADDRESS LINES
AS PER MANUAL.
5. SERIAL PORT CHANGES,
~~AS PER~~
SIRQA, SD,
SIRQB, SCLK,
M60 ETC.
GND.
6. CHECK PINS AS PER
CHIP PINOUT IN MANUAL.
7. ADDRESS MAP.
AS PER MANUAL.
8. RESET BUTTON.
9. ~~TOP~~ TA S3 DRIVERS
COP SPRAYER ULA XTRANS.

WRITER	DATE	WITNESS	DATE
Dfleur			



ENGINEERING LOG SHEET

83

GAME OR PROJECT

COURSE SYSTEM CHANGES.

10. UP DATE LIGHT PAT STUFF
11. DIRECT VIDEO?
12. ~~SPRITE TEST CONNECTOR (A)~~
~~GO~~
TEST connector for CANDY, ROM?.
13. ADD NOTES: ASSIGNMENT OF TIA LINES,
WHICH LINES GO TO SOUND PORT.
8304 US LS 245
14. PULL SYNC OF CPU BOARD CONNECTION.
15. UP DATE LSI PINOUT CHARTS OF
650X, ANTIC, CTIA
16. UP DATE HOWEVER CLTURE.
17. CANDY : ROM?
RAM EXPANSION?>
SERIAL PORT?>
18. RAM CARD CHANGES

84



ENGINEERING LOG SHEET

GAME OR PROJECT

Colleen O.S. "COS?"

INTERRUPT HANDLERS,
MODULE INTERFACE
RESOURCE ALLOCATION
I/O PROTOCOL
DEVICE DRIVERS,
ANTIC DRIVERS,
KEYBOARD DRIVERS

GENERAL UTILITIES
MONITOR COMMANDS,
SYSTEM EXPANSION
COLLEEN VS ANDY
DOSSETT

DYNAMIC MEMORY ALLOCATIONS,
ZP/STACK
REST OF RAM.

RAM
ZP
CHIP I/O
PLAYFIELD
PLAYERS
SERIAL PORT
KEYBOARD
AUDIO
CONTROLLERS.

CREDITS:




{ 4 GAN J'S.

SIGN POWER JACK
13 PIN D CASSINKE
RF CABLE.

CH 3 & ON BACK.
POWER ON/OFF

ROCKER.





ENGINEERING LOG SHEET

85

GAME OR PROJECT

COLLECTOR SYSTEM.

COLLECT/CANDY PART NUMBERS. (LSI)

CPU CO12297-BA

ANTIC CO12296-BA

CTIA CO12295-BA

POKEY CO12294-BA

PIA CO12298-BA

4K RAM CO12299-BA

16K RAM CO12969-BA

16K ROM CO1230X-BA

32K ROM CO1240X-BA

PIN #'S.

INSERT
IN SCHMATIC.

-01	Am2	-10	Am2
-02	EA	-11	MIC
-03	SYNTHES	-12	ROCKWELL
-04	MTI	-13	WEST. DIG
-05	MOTOROLA	-14	ADV. LSI, TSCM
-06	MOS	-15	NEC
-07	G2	-16	SPI
-08	S16	-17	SUPERTEX
-09	MOSTEK	-18	TI

CPU	ANTIC	CTIA	POKEY	PIA	
VSS	RFS	VSS	D7	A1	VSS
RDY	Φ2	LP	D6	AΦ	D1
Φ1	S.O.	AN2	D5	VSS	D4
IRQ	HALT Φ0	AN1	D4	D3	D5
NC	HALT	ANΦ	RFS	D2	D6
NMI	nc	RNME	FΦ0	D1	D6
SYNC	R/W	NMI	Φ0	DΦ	D7
VCC	DBΦ	HALT	D3	TΦ	R/W
AΦ	D1	RFF	D2	T1	CΣ1
A1	D2	A3	D1	T2	CΣΦ
A2	D3	A2	DΦ	T3	Φ2
A3	D4	A1	A+	SΦ	FΦ0
A4	D5	AΦ	AΦ	S1	OSC
A5	D6	R/W	AΦ	S2	VDD
A6	D7	RDY	A7	S3	HALT
A7	ABIS	A10	A8	DEL	CΣYNC
A8	A11	A11	A9	COL	LP
A9	A13	A12	A15	PAL	L1
A10	A12	A13	A14	ANΦ	L2
A11	VSS	Φ2	VDD	AN2	K3

WRITER DECUR

DATE

WITNESS

DATE



GAME OR PROJECT

X-Y JOYSTICKS

WADE, DAVE, JERRY, CRAIG, ROY, JOE

TWO PROBLEMS FROM OUR R&D,

- 1) CHANGE CAPACITOR SIZE OR
ADJUST POT VALUES
TO KEEP IT CENTERABLE
- 2) WHERE DO WE GET ENOUGH
PROPS FOR PROGRAMMING
PURPOSES.

NOTE. I NEED TO CALIBRATE
THEIR HAT VALUES FROM
POKEY

TEST PROCEDURE THAT MOVES A
PLAYER AROUND. - AUTO ZEROING & RESET.
ADJUST TO 60° or 90° POTS.
AUTOWINDING, NOT AUTORESET

CAPACITORS ±5%

SAMPLE BOTH POTS C1 LINE.
MOVE CURSOR AND DISPLAY VALUES.
OPTIONS, 60°, 90°

~~USE 2ND SET OF ORDINARY~~
(POTS FOR OFFSET.)

MULTPLY, DIVIDE BY ~~2~~

$\times \frac{1}{2}, \times 1, \times 1\frac{1}{2}, \times 2$

WITH, WITHOUT 2' FRAME FILTERING.
LANDMARKS, HASH MARKS,



ENGINEERING LOG SHEET

87

GAME OR PROJECT

COLLEEN / CANDY

COUNTING INTERCONNECT Amico BOARDS.

MOTOR BOARD:

→ CONTROLS 1-4	9 PIN	'D'	+
→ CPU BOARD	56 PIN	EDGE	5
→ PM	44 PIN	EDGE	6
→ RAM 1	44 PIN	EDGE	7
* → RAM 2	44 PIN	EDGE	8
* → RAM 3	44 PIN	EDGE	9
* → CART 1	24 PIN	EDGE	10
* → CART 2	24 PIN	EDGE	11
* → KEYBOARD	18 PIN	FLEX	12
→ Aut?			13

S0
S1
S2

} PANEL

(S3 BEEPER) NOT ON SUPERBOARD.
XTAL } PANEL

COMP VIDEO } MODULATOR

COMP VID - CHROMA } DIN JACK

CHROMA

AUDIO OUT

AUDIO IN

SIRQA

SIRQB

M60

CMD

SOD

STD

OCLK

BCLK

VBB

RSS (2)

VCC (2)

VDD

SERIAL
PORT

23+ LINES

POWER

VB+?

WRITER

JOE DECOUR

DATE

10/14/78

WITNESS


DATE

GAME OR PROJECT

CONNECTIONS TO BOT, CANDY, COLSDEN

COLSDEN	CANDY
9VAC	9VAC
RFOUT	RFOUT
DIN OUT	X
SERIALPORT	SERIAL PORT
CONTROL 1	CONTROL 1
2	2
3	3
4	4
CART 1	CART 1
CART 2	X
RAMS, PM	X

CANDY SSI/MSI



LS2Z + LS138

+ LS0T?

+ 2 LS244 on CPU CARD

+ RAM CARD SMTF





GAME OR PROJECT

COLORTV / CANDY SS II / MSI


ALTERNATIVE CIRCUIT

USE 3RD PART LS14



ADD TO COLORON.

(LS138, LS245, LS20)

- 2ND LS138 ~~53, 4, 5, 6, 7, 8, 9, 10~~

90



ENGINEERING LOG SHEET

GAME OR PROJECT

COLLON / CANDY

PRINTS NEEDED.

- | | | |
|----------------|---|---|
| #2 D+E | A | #1 COLLEEN MOTHERBOARD |
| #1 D | | #2 CANDY MOTHERBOARD |
| #6 C | | #7 COLLEEN SUPPORT BOARD SIDE |
| #7 C | | #8 CANDY SUPPORT BOARD SIDE |
| #3 C+D | | #9 3 CPU/ANTIC/TIM BOARD |
| #5 C | | #10 RAM 8K/16 BOARD |
| #4 { C | | #11 PERSONALITY MODULE BOARD |
| #8 { C | | #12 CARTRIDGE BOARD |
| #1A | | #13 2716 Pm BOARD, 2716 CART BOARD |
| | | #14 CONTROLLER, A X-Y |
| | | #15 KEYBOARD |
| { B1 ID | | B1 ID |
| | | BY ID |
| | | B KEYBOARD
C LIGHTPANEL
D JOYSTICK
E POTIS
F Driving control. |

COLLEN
 CANDY
 CPU
 RAM
 ROMS
 COLLEN SUPPORT
 CANDY SUPPORT
 KEYBOARD



ENGINEERING LOG SHEET

91

GAME OR PROJECT

CANDY COLORANT PATENT MEETING

	TOPIC	INVENTOR
1.	SERIAL BUS PROTOCOL ""	SCOTT
2.	AUDIO SAMPLER POLY COUNTER AS NOISE GEN — LOOKS LIKE 4 LOW PASS FILTER CRUDE HIGH PASS FILTER	DOUG
3.	PRIORITY FORWARDING CIRTS? (ALSO ON SCREEN)	GEORGE
4.	ANTIC DISPLAY COMPUTER (OVERLAYS w/ SERIAL OTHER DEVICES)	ETC. SEGMENT SCREEN MODES.
5.	VIDEO SYSTEM?	STEVE
6.	ANTIC INSTRUCTION SET.	JOE
7.	PLAYER MISSLE OUT.	STUART JOE
8.	FOUR COLOR STAMP MODE.	YEAR
9.	DECODERS	
10.	SCROLLING	JOE STEVE
11.	H. SCROLLING	JOE FRANCIS
12.	MICROPROCESSOR HALF PAL COLOR DECAY LINE	JAY
13.	(KIFU OWNED TRIFUNKEN HAS PATENT on PAL COLOR MODULATION)	JAY



GAME OR PROJECT

Course documentation.

NIUS, DO YOU NEED COLOR
ADJUST ON CPU CARD

NIUS WANTS ADDRESS MAP,

Power Requirements off
new LSI.

POWER ON 4K ROMS,
LIVE UNIT TO BE 100MS.

NIUS WANTS TO MOVE
CHIP TO PRINTER

CANDY'S ROM IS ON MOTHER
BOARD. NO PM.

LOOK INTO OTHER ONE
CHIP DESIGNING FOR CANDY.

REVIEW AND RESEARCH TIMING. FROM ANTIC.

ON CANDY SWITCHES, ATARI

LOOK AT CAPACITIVE LOADING,

WHAT HAPPENS IF BUFFERING
IS CHANGED SO THAT OUT PUTS
OF ROM GO THRU UNIDIRECTIONAL
BUFFER OR GET RID OF LS245



GAME OR PROJECT

PAMS, 20-25 pF / DATA Bus PIN.

LOOKING NEED FOR 1.8K's

CAN THAT BE BETWEEN

CHIP AND CAPACITORS.

GBT RB SCHEMATIC ~~FIG~~

FOR CANDY FROM AGIC

PANSIS SWITCHES GO ON KEYBOARD
CONNECTOR IN CANDY

CONNECT WIRE TO BOL.

~~DO NOT~~ LEAVE ON CONNECTOR,

BUT NO PD OF THE CARD.

JAY WANTS AN ANALYSIS TO

VERIFY THAT THE PROPOSED UNIDIRECTIONAL

BUFFER SCHEME FOR CANDY DOES

NOT CAUSE ANY TROUBLE, PARTICULARLY

ON SKew BETWEEN DATA AND CLOCK ON WRITES.

94



ENGINEERING LOG SHEET

GAME OR PROJECT

COURTNEY, PERSONALITY MODULE

use of AM9511 APY
'ARITHMETIC PROCESSING UNIT'

— GREAT DEAL OF TROUBLE,

IT LIKES TO YANK ON RDY for
EXTENDED PERIODS. — > 500usec



ENGINEERING LOG SHEET

95

GAME OR PROJECT

DUMB CASSETTE FREQUENCIES

SPEC'S

600 BAUD from CH3, CH4 together.

$$\text{CH1 LOGIC 1} = 5326 \text{ Hz} = 8 \times 665.8 \text{ Hz}$$

$$\text{CH2 LOGIC } \psi = 3995 \text{ Hz} = 6 \times 665.8 \text{ Hz}$$

RUNNING CH1 AND CH2 OFF 64 kHz 63.9204

$$F_{\text{out}} = \frac{F_{\text{IN}}}{2(\text{AUDF}+1)}$$

$$\begin{aligned} \frac{3589575 \text{ Hz}/2/28}{3995} &= 6 - 5+1 \\ 3995 &= 8 - 7+1 \end{aligned}$$

RUNNING CH3 OR CH4 TOGETHER OFF 1.79 MHz

$$F_{\text{out}} = \frac{F_{\text{IN}}}{2(\text{AUDF}+7)}$$

$$\left(\frac{F_{\text{IN}}}{2(\text{AUDF}+7)} \text{ IF CH4 ONLY} \right)$$

1491.47

60032 ERROR

$$(\text{AUDF}_{\text{CH1}}+1) = \frac{3.579575 \text{ MHz}/2/28}{2(5326)} = 6 \quad \text{AUDF}_{\text{CH1}} = 5$$

$$(\text{AUDF}_{\text{CH2}}+1) = \frac{3.579575 \text{ MHz}/2/28}{2(5326)} = 8 \quad \text{AUDF}_{\text{CH2}} = 7$$

$$\text{AUDF}_{\text{CH34}}+7 = \frac{3.579575 \text{ MHz}/2}{2(600)} = 1491.47 \quad \text{AUDF}_{\text{CH34}} = 1484$$

WRITER

DECUR

DATE
23 Aug 78

WITNESS

DATE



GAME OR PROJECT

GALLUP STUDY PERSONAL COMPUTERS

774 men, 762 women 18+ yrs DATED JAN 78

PRINCIPAL FINDINGS

CONSUMER AWARENESS OF COMPUTERS FOR HOME IS LIMITED (31)

RELATIVELY FEW REPORT ANY FIRST HAND EXPOSURE (32)

THOSE AWARE ARE KNOWLEDGEABLE 91% PERSONAL FINANCE

27% PUN HOUSE, 27% KITCHEN, 14% EDUCATION

25% INTERESTED IN GENERAL CONCEPT

'VERY STRONG' INTEREST <35 YRS 14%, COLLEGE 18%,

>35 YR 14%, PROFESSIONAL AND BUSINESS 16%

51% OF COMPUTER JOCKS, 19% OF EVERYBODY ELSE

EDUCATION AND HOME CONTROL MOST ~~INTERESTING~~ INTERESTING
KITCHEN AND GAMES LESS INTERESTING

INTEREST IN CONTROL FUNCTIONS HIGHER IN WOMEN, BUT LOWER,

EDUCATION PROGRAMS HIGH IF CONSUMER APPRAISAL - BUT
PEOPLE ESTIMATE THAT INTEREST

FINANCIAL AND CLERICAL NOT INTERESTING, BUT ARE APPRAISING

GAMES PROGRAMS DO NOT STIMULATE MUCH INTEREST

INTEREST IN PROGRAMS NOT STRICTLY RELATED TO NEEDS

BUT RATHER AVAILABILITY SUGGESTS UTILITY.

32% OF ACCEPTORS WANT TO PROGRAM BADLY, 39% SORT OF, 22% WITH
SELF PROGRAMMED AND PRE PROGRAMMED BOTH INTERESTING (BOTH 18%)

YOUNG AND WEALTHY WANT SELF PROGRAMMING

COMPUTER JOCKS WANT TO PROGRAM, OTHERS PREPROGRAMMING.

MOST INTENSELY INTEREST - MOST DESIRE TO PROGRAM.

AMONG GENERAL ACCEPTORS 2:1 FINANCIAL AND EDUCATION VS GAMES + WHICH

CONSUMERS OVERESTIMATE CASSETTE ~~PRICE~~ PRICES 4:1 MAX 4 \$150

21% OF EVERYONE HAS SOME INTEREST IN BUYING ONE

9% OF EVERYONE " STRONG INTEREST

APPRAISALS TO HIGH, YOUNG, WEALTHY

WEST COAST HIGHEST INTEREST, COMPUTER JOCKS

LIKELY BUYERS, YOUNG, WEALTHY, COMPUTER JOCKS

HIGHER AMONG OWNERS OF OTHER ELECTRONIC APPLIANCES

PROGRAM, PRE PROGRAMMED, BOTH

Computer Jocks	51	22	22
No Knowledge	28	33	18



ENGINEERING LOG SHEET

97

GAME OR PROJECT

GALILEO STUDY (CONT)

PRICE EXPECTATIONS ~~20%~~ <500 20%, >1500 23% MAD ~1000

SOMMEST, BUT NOT >1000

\$600 ONLY SLIGHTLY MORE INTERESTING THAN \$1000 18% IS 14%

20% @ \$300

22% THINK PRICES WILL FALL A LOT, 41% SOMEWHAT

IBM AND XEROX INSPIRE CONFIDENCE

ALSO SONY, TI, AND RCA

28% EXPECT TO BUY FROM SPECIALTY STORE

AVAILABILITY OF SERVICE DEPARTMENT VERY IMPORTANT 67%

TECHNICAL ADVICE 65%

CASSETTE AVAILABILITY 44%

CLASSROOM INSTRUCTION 38%

PEOPLE ~~WHO~~ WHO HAVE TROUBLE WITH

EXPRESSION IN TERMS OF COMPUTERS ARE SOMEWHAT

MORE LIKELY TO EXPRESS INTEREST IN HOME COMPUTERS

16 TASKS	FUTURE BODY					THESE FEATURES
	10	18	7	65%	32%	
ALARMS	62	72	7	7	2	future
EDUCATION <small>MATH LANGUAGE WRITING</small>	48	29	13	10	2	OTHER USES/FEATURES
CONTROL HEATING, AC REFRIGERATOR	44	30	10	15	1	VERBAL INSTRUCTION
AUTO MAINTENANCE	44	29	12	13	2	VERBAL RESPONSE
SMALL APPLIANCES	35	32	15	16	2	BUILT INTO TV
CHEQUEBOOK, BUDGETING	38	29	16	15	2	UNLOCK DOORS VERBALLY
FINANCIAL, CHILDREN	42	23	10	21	4	SHOP FROM HOME
FOOD INVENTORY	28	27	19	25	1	ROOM BY ROOM TEMP CTRL
APP'T CALENDAR	26	28	24	21	1	ELECTRONIC MUSIC
MAILING LISTS	25	28	24	21	2	PRINTER
CONTROL KITCHEN	26	25	23	24	2	TALK TO OTHER COMPUTERS
BOARD, CARD, STRATEGY <small>GAMES</small>	20	25	30	23	2	
CALC., CALORIES	17	25	23	32	3	
PUSH ACTIVATED GAMES	16	21	20	36	1	
RECIPES	16	19	28	34	3	
SPORTS STATISTICS	14	18	22	44	2	

WRITER

PICKEL

DATE

WITNESS

DATE



GAME OR PROJECT

SURVEY (CONT)

ATTITUDES TOWARD MARS:	FIRM BODY				(DISCRETE OF CONFIDENCE)				PRODUCT ACCEPTANCE				SALES HRS
	10	9-7	6-4	3-0	5	Never Hearred	10	16-7	16-4	2-0	2-0	3-0	
IBM	49	29	6	+	7	9	49	31	6	1	9	4	
XEROX	42	37	6	1	5	9	43	41	5	0	6	5	
TI	29	39	7	2	6	17	29	45	5	2	7	12	
SONY	26	47	10	3	4	10	26	36	8	2	5	4	
RCA	20	46	18	2	6	8	17	55	17	3	6	2	
RADIO SHACK	10	31	30	12	8	9	9	35	30	13	10	3	
HP	10	16	9	5	8	52	14	17	8	7	8	4	
SEARS	9	36	30	9	6	10	8	42	32	9	6	3	
LUFKINSON	6	22	21	7	8	36	6	28	21	7	7	31	
PARKER BROS	5	17	29	19	11	19	7	19	31	20	12	11	
MICHAEL BRADLEY	5	16	28	22	11	18	5	17	31	21	13	13	
HATTEL	5	16	21	24	12	22	6	20	22	22	14	14	
HIMCO	4	25	20	6	13	32	4	30	23	6	14	23	
HEATH	4	14	14	7	9	52	4	18	13	7	13	45	
ATARI	2	11	9	7	10	61	2	14	8	7	15	54	
COMMODORE	1	4	9	9	8	69	1	3	7	9	11	68	
APPLE	(not included)				ACCUSORS				LURE UP BUYERS				

† PRESENTED ALPHABETICALLY.

ATARI $\frac{2 \times 10 + 11 \times 8 + 5 \times 9 + 2 \times 7}{29} = 5.7$

IBM $\frac{49 \times 10 + 8 \times 29 + 6 \times 5}{49 + 29 + 6} = 8.9 !!$

SEARS $\frac{9 \times 10 + 36 \times 8 + 30 \times 5 + 9 \times 2}{84} = 6.5$

TI $\frac{29 \times 10 + 39 \times 8 + 7 \times 5 + 2 \times 2}{77} = 8.3$

RADIO SHACK $\frac{10 \times 10 + 31 \times 8 + 30 \times 5 + 12 \times 2}{83} = 6.2$

LET ATARI SET TO BUY
SOON FROM SEARS
OR RADIO SHACK!!



ENGINEERING LOG SHEET

99

GAME OR PROJECT

SURVEY (cont)

WOMEN REGARD HAND HOLDING (SALES PEOPLE) MORE IMPORTANT
WOMEN MORE INTERESTED IN PRE PROGRAMMING
WOMEN MORE INTERESTED IN PRE PROGRAMMING
WOMEN MORE INTERESTED IN CLASS ROOM INSTRUCTION

STRANGELY, DESPITE ~~THE~~ RELATIVELY LOW INTEREST IN
'GAMES' MOST FEMALE BELIEVES THAT
SOUND BE FUN.

100



ENGINEERING LOG SHEET

GAME OR PROJECT

Notes on QDSSST 2. DISSECTION

USES 2 9 PIN D CONNECTORS

for CONTROLS, UNKNOWN Pinout

LSI INARDS:

8088 CPU.

(64 BYTES of RAM)

28 pin "8244" INTEL CUSTOM
PROBABLY VIDEO CHIP

24 pin "SCM 67205P"
MOTOROLA PART

SMALL RESISTOR NETWORK.

2(74C175's) - near keyboard

MOTOROLA
PART II

1 '612230-1' MOTOROLA PART

1 #FLS148 PRIORITY ENCODER

1 74LS32

1 74LS00

1 "(612160-3") from EXAR

30 PIN CARTRIDGE CONNECTOR

MISCELLANEOUS 2P DIMS
UNDER SHIELD

16 PIN FLEX TO KEYBOARD



ENGINEERING LOG SHEET

101

GAME OR PROJECT

GENERAL PURPOSE INTERFACE

1) STEWIE'S PROPOSAL

~\$100 retail

CHEAP BOX 6500/1 w/ 5 3448A DRIVERS.

< \$800 BAUD RS232

{ ~~45P~~ 16 PARALLEL
 82 TALKER/USWER 488
 + 2 3AMP AC ~~RELAYS~~

2) JOE'S INTERMEDIATE PROPOSAL ~\$150

6502 + 2316 + 6532

+ 3 x 6551

3) HIGH PERFORMANCE RS232

2B) REPLACE 2x555IS 87

68488 + 4x 3448A

3) GENERAL PURPOSE I/O INTERFACE

6502 + 8332 + 2x2114 + ANTI PORCH

4 GENERAL PURPOSE SLOTS.

4 TYPES of I/O DEVICES:

RS232 (6551)

6P1B (68488 + 4x 3448A + SW. TERMS)

16 LINE DGRAM (6520 + BUFFERS)

16 CHANNEL ADC (MULT + DAC + PIA)

WRITER

DECUM

DATE
16 FEB 72

WITNESS

DATE

120




ENGINEERING LOG SHEET

GAME OR PROJECT

12,096 \$11L 90-102 ATARI PART #

PROPOSAL FOR "STOP OUT"

HEAT POWER ENTERTAINMENT COMPUTER



6/8/71

BILL BYTES , PAUL

300 SAN MATEO NE

SUITE 819

ALBUQUERQUE

~~ALBUQUERQUE~~ NM.

87108

505-262-1486

MIKE SATEN

KNICKERBOCKER TOYS,

NEWARK CITY OR MIDDLESEX, NJ.

212-

PAT HALEY

TI SUPPLY

732-5555

~~ROSE~~ ROSENTHAL

7825

MORGAN HOFF 2776

RICHMOND 2642

SHLOMOK KASS

x2263

~~1955~~

HAS
6847

RAINS

2799

STUBBET

2766

