
FPGA KC705 8-channel Decoder Usage

Wednesday, February 16, 2022 4:01 PM



Kintex7 xc7k325 device on KC705 board. Entire device

KEY:

Red - Hitmaker. Generates test data


Yellow - Decoder channel, One hit decoded every 8 clock cycles.

Green - FIFO buffer 512x64b (32Kbits). Input stream buffer for 1 decoder. Currently distrib RAM, will move to 1 32K block RAM.

Purple - Hitdecode ROM. Used by one decoder. Only used once every 8 cycles. Could be shared by 8 decoders but might not be worth the effort.

Light Blue - Blocks to distribute encoded data to decoders and expected decoded data to a 'checker' block.

Remaining logic. Other 7 decoders/ROM/FIFOs and 8 'checker' blocks.



Kintex7 xc7k325 device on KC705 board. Zoom in on lower half of device

Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018

| Date : Wed Feb 16 11:57:59 2022

| Host : RATBAG running 64-bit major release (build 9200)

| Command : report_utilization -file fpga_KC705_enc_decode8_utilization_placed.rpt -pb fpga_KC705_enc_decode8

utilization placed.pb

| Design : fpga_KC705_enc_decode8 | Device : 7k325tffg900-2

| Device : 7k325tffg900-2 | Design State : Fully Placed

1. Slice Logic

+		+-		+		·	+	-+
İ	Site Type	i I				Available	Util%	į
+	Slice LUTs LUT as Logic LUT as Memory LUT as Distributed RAM LUT as Shift Register Slice Registers Register as Flip Flop Register as Latch	+	48798 38959 9839 9812 27 14561 14561 0	+	0 0 0 0 0 0	203800 203800 64000 407600 407600 407600	23.94 19.12 15.37 3.57 3.57 0.00	
	F7 Muxes		3031		0	101900	2.97	
1	F8 Muxes		340		0	50950	0.67	
+		Τ.		+			T	-+

3. Memory

J. Memo

т.		т.		ь.		_				_
į	Site Type		Used		Fixed	į	Available		Util%	į
+		+-		۲.		+		+-		+
	Block RAM Tile	Т	79		0	I	445		17.75	
	RAMB36/FIFO*		56	ı	0		445		12.58	ı
-	RAMB36E1 only	1	56			1				ı
- 1	RAMB18	ı	46	ı	0	Ī	890	l	5.17	Ī
İ	RAMB18E1 only	1	46			I				Ī

* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1

4. DSP

	4.1			Available		
DSPs				840		

6. Clocking

+	+	+		++
Site Type	Used +		Available	Util%
BUFGCTRL	2	0	32	6.25
BUFIO	0	0 1	40	0.00
MMCME2 ADV	1	0	10	10.00
PLLE2 ADV	0	0	10	0.00
BUFMRCE	0	0	20	0.00
BUFHCE	0	0	168	0.00
BUFR	0	0	40	0.00
+	+	++		++

10. Instantiated Netlists

+.		+-		+
İ	Ref Name	į	Used	į
+·	fifo_chk_512x32b		36	+
	rom hitdecode	T	8	
	clkgen_200to160	-	1	
1.		4		1