
## How to create hand-written design:

Once you have gone through the <u>HLS4ML Tutorial</u> and have a working Vivado and HLS4ML setup, it is now time to start comparing an HLS4ML benchmark to hand-written SystemVerilog code. This document will take you through the initial steps of how to get the HLS4ML project into Vivado and how to compare it to your hand-written design.

- Create HLS design of benchmark
  - a. Either train the benchmark or load in the model from a .json and .h5 file. If you are training the model directly, follow the examples in the HLS4ML tutorial. If you have the trained weights you can use this to <a href="mailto:create a Keras model directly and import the weights">create a Keras model directly and import the weights</a>.
    - Googling how to create a Keras model based on the type of file you have can be very helpful here!!
  - b. You want to be able to run the following commands to understand the structure for your model. Example:



Now I know the layers of my model and have a working Keras model!

- c. Following the flow shown in the HLS4ML tutorial, create the proper HLS config file.s
  - i. Do you have a conv2d layer? If so, 'io type' needs to be set to 'io stream'.
  - ii. Should your strategy be 'resource' or 'latency'? Most likely 'resource'.
  - iii. What do you want your reuse factor to be?

iv. Example config:

```
In [7]: cfg
Out[7]: {'OutputDir': 'basic',
               'ProjectName': 'myproject',
              'Backend': 'Vivado',
'XilinxPart': 'xcu250-figd2104-2L-e',
               'Board': None,
'ClockPeriod': 5,
               'IOType': 'io stream',
               'HLSConfig': {'Model': {'Precision': 'ap_fixed<16,6>', 'ReuseFactor': 1,
                'Strategy': 'Latency'},
'LayerName': {'input_1': {'Precision': {'result': 'ap_fixed<16,6>'},
    'Strategy': 'Resource'},
                  conv2d': {'Precision': {'weight': 'ap_fixed<16,6>',
    'bias': 'ap_fixed<16,6>',
    'result': 'ap_fixed<16,6>'},
    'ReuseFactor': 1,
                   'Strategy': 'Resource'},
                  'conv2d_relu': {'Precision': 'ap_fixed<16,6>',
'ReuseFactor': 1,
                   'table_size': 1024,
'table_t': 'ap_fixed<18,8>',
'Strategy': 'Resource'},
                  'encoded_vector': {'Precision': {'weight': 'ap_fixed<16,6>',
    'bias': 'ap_fixed<16,6>',
    'result': 'ap_fixed<16,6>'},
                   'ReuseFactor': 1,
'Strategy': 'Resource'},
                  'encoded_vector_relu': {'Precision': 'ap_fixed<16,6>', 'ReuseFactor': 1,
                   'table_size': 1024,
                   'table_t': 'ap_fixed<18,8>',
'Strategy': 'Resource'}}},
               'KerasModel': <tensorflow.python.keras.engine.functional.Functional at 0x7f54d82c05e0>,
               'Stamp': '0eaBb151'}
```

- d. Run hls\_model.build()
  - i. If it fails: check your config!!! You are most likely running out of resources. Try increasing the reuse factor per layer. Look into other similar models done in the HLS4ML tutorial and see if one of your configuration parameters is different from them.
  - ii. If you do not get an output of estimated resources and timing, it did not finish running. Do not trust these results but this tells you it finished.


- 2. Understand the layers produced by the benchmark
  - a. From the layers we saw with the loaded\_model.summary() command, understand the computations done in each layer. Create a flow chart and understand how many filters each layer has and what is being done in each.
- 3. Create a Vivado project of HLS produced Verilog files and write an example testbench.

a. Open Vivado → Create Project → Pick a directory for it → RTL Project → Hit Add Files, go to the directory where your HLS model was written to, mine was called "basic".

So go to "/basic/myproject\_prj/solution1/impl/verilog". These are all the produced Verilog files for the benchmark. BEFORE SELECTING THE FILES, change the Files of Type selection to All Files




Without this, you will not include any .dat files which are how the lookup tables are held for complicated activation functions like Softmax. Then select all files:



## And hit ok → Next

Write clock constraint file, not required but you will want it eventually. You can create a file name "top.xdc" and fill it in later. It should contain a command like the following:

create\_clock -period 4.4 -name ap\_clk -add [get\_ports ap\_clk] This sets the clock for synthesis and implementation. Hit next, choose VC709 for the board.



## Done!


b. Make sure myproject.v (or you may have changed this from the default name) is selected as the top level file.




- c. Now we need to create a testbech to test the code. Go to File → Add Sources → Add or create simulation sources → Create File → Name it what you want, for example "myproject\_test.sv" (Also need to change File Type to SystemVerilog from default Verilog) → Ok → Finish → Ok → Yes. You do not need to change the Module definitions.
- d. Create a basic testbench. HLS produced code will generally have a lot of handshake signals but if you set the input ones to 1 right away it should be okay. The reset is active low. There is an example testbench in this same directory, use that as reference. The input can be set to a random number for now, more testing will be done later.

e. Under simulation sources make sure your testbench or "myproject\_test.sv" is set as the top-level module there.

f. Right click Run Simulation and select Simulation Settings...



g. Open Implemented Design | | | | Under Simulation, increase the xsim.simulation.runtime to 100000 ns.



Hit Apply and then Ok. If you run into an issue where you are adding more clock cycles to your testbench but your simulation results are not changing, it most likely means you are not giving the simulation enough runtime. Therefore, you

- can either change the default period for the clock you defined in your testbench or increase the runtime like we did here.
- h. You should now have a working testbench and simulation. Look around the different submodules and their output and make sure each is getting an output that is not 0. If it is 0, should it be 0? Probably not. There may be an issue with your weights or the output is not correct for the HLS code.
- 4. Start handwriting layers.
  - a. What layers are not already written?
  - b. For layers that are written, are the parameters the same?
  - c. Write the layers you need.
  - d. Convert weights and biases into .txt files with the Python script in this same directory. Upload them as a package in the file they are needed in. Use this package: https://github.com/francof2a/fxpmath.
- 5. Check that the models match.
  - a. For one example input, do the outputs of each layer match?
  - b. If you add another input, do the outputs still match?

## Common problems:

- 1. Your weights are not being brought in in the order you think they are.
  - a. To check ordering of computation fix the weights. If you set all of the weights to be zero with this <u>approach</u>, then the output of the layer should just be the bias for that filter. This way you can check that the values you are sending in are the same. Then add in just one weight and zero out the bias, see if it still matches. You can check that the weights are correctly changing by printing them out like this:

b. Setting the size of the array for weights and biases can be tricky, see example below:

```
In [5]: x_test = np.array([(None, 9, 9, 1)])
[6,148,72,35,0,33.6,0.627,50,1],
                          [6,148,72,35,0,33.6,0.627,50,1],
[6,148,72,35,0,33.6,0.627,50,1],
                           [6,148,72,35,0,33.6,0.627,50,1],
                           [6,148,72,35,0,33.6,0.627,50,1],
                          [6,148,72,35,0,33.6,0.627,50,1],
[6,148,72,35,0,33.6,0.627,50,1]]]],
                dtype="float32")
In [7]: test
                                               , 35.
Out[7]: array([[[[ 6.
                                                                   , 33.6 ,
                      0.627, 50.
                                                  35.
                            , 148.
                                                                   . 33.6 .
                      0.627,
                                               1,
                           , 148.
                                     , 72.
                                                  35.
                                         1. ],
                      0.627, 50.
                      6. , 148.
0.627, 50.
                                     , 72.
                                                  35.
                                                         , Θ.
                                                                   . 33.6 .
                      6. , 148.
0.627, 50.
                                                  35.
                                                             Θ.
                                                                      33.6
                                    , 1.
, 72.
                      6. , 148.
0.627, 50.
                                                  35.
                                                             Θ.
                                                                   , 33.6 ,
                                              j,
                                     , 1.
, 72.
                      6. , 148.
0.627, 50.
6. , 148.
                                                  35.
                                                             Θ.
                                    , 1.
, 72.
                                                  35.
                                                             Θ.
                                                                   , 33.6
                      6. , 148.
0.627, 50.
                                               , 35. , 0. ,
]]]], dtype=float32)
```

- c. Pull out the weights array that is in the HLS simulation and check if your values are the same.
- 2. HLS reset is active-low.
- 3. Sometimes the Verilog produced by HLS makes it so the final output is zero. Check internal signals to see if the final output is not being written to.
- 4. If hls\_model.write() is falling, this means a parameter is likely off in your configuration and the FPGA is running out of resources. Is your CNN io\_type set to io\_stream? Increase the reuse factor on all layers and try again?

```
For reading values out of package files utilize the following command:
#### import data16_10::*;
#### Example can be seen in /2DConv-Stride1/denseLatencyParameterized.sv
```

Questions? Contact Caroline at carolinejjohnson99@gmail.com or 414-702-3798.