jesd_fmc0 **+**s_axi txp_out[7:0] fmc0_txp_out[7:0] s_axis_fmc0_tx fmc0_txn_out[7:0] fmc0_irq - fmc0_tx_aresetn tx_core_res fmc0_tx_core_reset -____ fmc0_tx_reset_done fmc0_tx_sysref - fmc0_gt_powergood tx_refclk fmc0_tx_refclk tx soff3:0 fmc0_tx_sof[3:0] tx_syncs[3:0] fmc0_tx_syncs[3:0] tx_somf[3:0] fmc0_tx_somf[3:0] axi_cpuint +S00_AXI clk_cpu clk_cpu cpu_rdata[31:0] cpu_rdata[31:0] cpu_wr cpu_wr cpu_rdata_dv cpu_rdata_dv cpu_rd cpu_addr[17:0] s00_axi_aresetn cpu_wdata[31:0] cpu_wdata[31:0] axi_cpuint_v1.0 (Pre-Production) axi_gpio_int +S_AXI gpio_int_out GPIO+ s_axi_aclk gpio_int_in GPIO2+ axi_smc AXI GPIO M00_AXI+ axi_gpio_led_btn $\frac{\overline{\times}}{\times}$ Ш +S00_AXI M01_AXI+ M02_AXI+ +S_AXI gpio_leds M03_AXI+ s_axi_aclk gpio_pbtns M04_AXI+ s_axi_aresetn AXI SmartConnect AXI GPIO pl_resetn0 zynq_ultra_ps_e_0 rst_clk_wiz_100M M_AXI_HPM0_FPD+ reset ____ ext_reset_in bus_struct_reset[0:0] pl_resetn0 pl_ps_irq0[0:0] aux_reset_in peripheral_reset[0:0] pl_clk0 pl_clk0 mb_debug_sys_rst interconnect_aresetn[0:0] dcm_locked UltraSCALE+ peripheral_aresetn[0:0] Processor System Reset jesd_fmc1 +s_axi

s_axis_fmc1_tx

fmc1_tx_core_reset

fmc1 tx sysref

fmc1 tx refclk

fmc1_tx_syncs[3:0]

tx_core_clk must be 1/40 of line rate LMFS = 2441

4 16-bit words per 100MHz clk with 8B10B encoding is 8Gbps. Using two lanes requires a line rate of 4 Gbps

txp out[7:0]

txn_out[7:0]

tx aresetr

tx reset done

gt_powergood

tx_sof[3:0]

tx_somf[3:0]

iro

+s_axis_tx

s axi aclk

s axi aresetn

tx core reset

tx_syncs[3:0]

tx_sysref

tx_refclk

fmc1_txp_out[7:0]

fmc1_txn_out[7:0]

fmc1_tx_reset_done

fmc1 gt powergood

fmc1_tx_sof[3:0]

fmc1_tx_somf[3:0]

fmc1_irq fmc1_tx_aresetn