

tx\_core\_clk must be 1/40 of line rate  
 LMFS = 2441  
 4 16-bit words per 100MHz clk with 8B10B encoding is  
 8Gbps. Using two lanes requires a line rate of 4 Gbps

