





Sheet

Circuit

1. LEDs, Buttons
2. PMOD Ports
3. SYZYGY Ports
4. Ethernet and SD Card
5. USB OTG
6. FPGA Configuration
7. DDR and MIO Banks
8. FPGA Banks
9. FPGA Power
10. DDR3L Memory
11. DDR3L Termination
12. Platform MCU
13. Power Regulation
14. Power Regulation
15. Power Regulation and Sequencer






Terms of Use. The contents are provided "AS IS". DIGILENT DISCLAIMS ALL WARRANTIES, EITHER EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF INTELLECTUAL PROPERTY. The contents could contain technical inaccuracies, typographical errors or out-of-date information. Information may be updated or changed at any time, without notice. Use of such information is therefore at your own risk. Digilent may at any time revise these Terms of Use. You are bound by such revisions and should therefore visit <https://store.digilentinc.com/terms-of-use/> to review the current Terms of Use.

Limitation of Liability. DIGILENT WILL NOT BE LIABLE FOR DIRECT, INDIRECT, SPECIAL, INCIDENTAL, COVER, ECONOMIC, OR CONSEQUENTIAL DAMAGES ARISING OUT OF THE USE OR INABILITY TO USE THE CONTENTS EVEN IF DIGILENT IS ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Foot
F1
Foot
F2


Title Eclipse Z7		Rev B.2
Circuit LEDs, Buttons		
Doc#	500-393	
Engineer	MTA	
Author	GMA	
Date	10/28/2020	
Sheet#	1 out of 15	Copyright 2020






Title		Rev
Eclypse Z7		B.2
Circuit		
SYZYGY Ports		
Doc# 500-393		
Engineer MTA		
Author GMA		
Date 10/28/2020		
Sheet# 3 out of 15		






Copyright 2020














IC17A XC7Z020-1CLG484C






Title		Rev
Eclypse Z7		B.2
Circuit		
FPGA Configuration		
Doc# 500-393		
Engineer MTA		
Author GMA		
Date 10/28/2020		
Sheet# 6 out of 15		




Copyright 2020




UG933 says that if a resistor divider is used to generate DDRVREF then a separate divider and high frequency decoupling capacitor should be used for each IC.






IC17B XC7Z020-1CLG484C

VADJB




IC17C XC7Z020-1CLG484C

VADJA





IC17D XC7Z020-1CLG484C

VCC3V3



IC17E XC7Z020-1CLG484C


UG933 says to connect the I/O pins of an unused bank to the same potential as the VCCO pins of that bank.



Title		Rev
Eclypse Z7		B.2
Circuit		
FPGA Banks		
Doc# 500-393		
Engineer MTA		
Author GMA		
Date 10/28/2020		
Sheet# 8 out of 15		





Copyright 2020














Title		Rev
Eclipse Z7		B.2
Circuit		
FPGA Power		
Doc# 500-393		
Engineer MTA		
Author GMA		
Date 10/28/2020		
Sheet# 9 out of 15		
		Copyright 2020













UG933 says that if a resistor divider is used to generate DDRVREF then a separate divider and high frequency decoupling capacitor should be used for each IC.









Program/Debug using MPLAB SNAP Debugger
Pin 2 of the SNAP connects to pin 1 on the board
SNAP Pinout: <http://microchipdeveloper.com/pickit4:interface-pinouts>



Title		Rev
Eclypse Z7		B.2
Circuit		
Platform MCU		
Doc# 500-393		
Engineer MTA		
Author GMA		
Date 10/28/2020		
Sheet# 12 out of 15		
 DIGILENT®		Copyright 2020



Title		Rev
Eclypse Z7		B.2
Circuit		
Power Regulation		
Doc# 500-393		
Engineer MTA		
Author GMA		
Date 10/28/2020		
Sheet# 13 out of 15		







Copyright 2020

1

2

3

4



Eclipse Z7






Circuit	Power Regulation
Doc#	500-393
Engineer	MTA
Author	GMA
Date	10/28/2020
Sheet#	14 out of 15














Copyright 2020

Rev
B.2

Note: Input Voltage 12V only!



Input Voltage Enable Threshold			
	MIN	TYPICAL	MAX
TURN ON	10.038V	10.221V	10.407V
TURN OFF	9.791V	9.969V	10.150V



Title		Rev
Eclypse Z7		B.2
Circuit		
Regulation and Sequencer		
Doc# 500-393		
Engineer MTA		
Author GMA		
Date 10/28/2020		
Sheet# 15 out of 15		

COPYRIGHT 2020