

tx_core_clk must be 1/40 of line rate
LMFS = 2441
4 16-bit words per 100MHz clk with 8B10B encoding is
8Gbps. Using two lanes requires a line rate of 4 Gbps
s_axi_aclk
s_axi_aresetn
tx_core_reset
tx_sysref
tx_refclk
s_axi0
s_axis_tx0
s_axi1
s_axis_tx1
s_axi2
s_axis_tx2
s_axi3
s_axis_tx3
tx_syncs[3:0]
xlslice_0
xlslice_1
xlslice_2
xlslice_3
Din[3:0]
Dout[0:0]
Slice
jesd0
jesd1
jesd2
jesd3
s_axi
s_axis_tx
s_axi_aclk
s_axi_aresetn
tx_core_reset
tx_sysref
tx_sync
tx_refclk
irq
txp_out[1:0]
txn_out[1:0]
tx_reset_done
gt_powergood
tx_sof[3:0]
tx_somf[3:0]
tx_aresetn
xlconcat_irq
xlconcat_txp_out
xlconcat_txn_out
xlconcat_reset_done
xlconcat_pgood
xlconcat_aresetn
xlconcat_sof
xlconcat_somf
In0[0:0]
In1[0:0]
In2[0:0]
In3[0:0]
In0[1:0]
In1[1:0]
In2[1:0]
In3[1:0]
In0[3:0]
In1[3:0]
In2[3:0]
In3[3:0]
dout[3:0]
dout[7:0]
dout[15:0]
Concat
irq[3:0]
txp_out[7:0]
txn_out[7:0]
tx_reset_done[3:0]
gt_powergood[3:0]
tx_aresetn[3:0]
tx_sof[15:0]
tx_sofm[15:0]